aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Expand)AuthorFilesLines
2014-09-11htm.md (tabort, [...]): Use xor instead of minus.Segher Boessenkool2-13/+28
2014-09-11[AArch64] Simplify vreinterpret for float64x1_t using casts.Alan Lawrence7-203/+20
2014-09-11[AArch64] Replace temporary inline assembler for vset_laneAlan Lawrence1-312/+168
2014-09-11[AArch64] Cheap fix for argument types of vmull_high_lane_{us}{16,32}James Greenhalgh1-4/+4
2014-09-11re PR target/63223 ([avr] Make jumptables work with -Wl,--section-start,.text=)Georg-Johann Lay1-6/+36
2014-09-11AVX-512. Add vperm[it]2 insns support.Alexander Ivchenko1-32/+118
2014-09-11AVX-512. Extend vpermvar insn patterns.Alexander Ivchenko1-7/+20
2014-09-10vsx.md (vsx_fmav4sf4): Use correct constraints for V2DF, V4SF, DF, and DI modes.Michael Meissner1-11/+11
2014-09-10Fix PR target/63209.Xinliang David Li1-2/+8
2014-09-10MIPS: Do not reload unallocated FP_REGS pseudos via GR_REGSMatthew Fortune1-2/+3
2014-09-10AVX-512. Add patterns for compress, expand.Alexander Ivchenko1-19/+25
2014-09-10AVX-512. Add reduce, range, fpclass insn patterns.Alexander Ivchenko2-0/+96
2014-09-10AVX-512. Update float unspecs: storeu, rcp14, rsqrt14, scalef, getexp, fixupi...Alexander Ivchenko2-50/+56
2014-09-10AVX-512. Extend FMA patterns.Alexander Ivchenko1-250/+248
2014-09-09re PR target/63195 (stage3 build/gengtype miscompiled)Segher Boessenkool1-6/+13
2014-09-09single_set takes an insnDavid Malcolm20-79/+91
2014-09-09rs6000.c (rtx_is_swappable_p): Add UNSPEC_VSX_CVDPSPN as an unswappable opera...Bill Schmidt1-2/+9
2014-09-09recog_memoized works on an rtx_insn *David Malcolm35-152/+157
2014-09-09Add crtfastmath for AArch64.Marcus Shawcroft2-1/+11
2014-09-09INSN_LOCATION takes an rtx_insnDavid Malcolm3-5/+4
2014-09-09[ARM] Enable auto-vectorization for copysignfJiong Wang3-7/+60
2014-09-09[ARM][7/7] Convert FP mnemonics to UAL | f{ld,st}m -> v{ld,st}mKyrylo Tkachov4-5/+13
2014-09-09[ARM][6/7] Convert FP mnemonics to UAL | movcc_vfp (fmstat)Kyrylo Tkachov1-1/+1
2014-09-09[ARM][5/7] Convert FP mnemonics to UAL | sqrt and FP compare patternsKyrylo Tkachov1-10/+13
2014-09-09[ARM][4/7] Convert FP mnemonics to UAL | vcvt patternsKyrylo Tkachov1-10/+10
2014-09-09[3/7] Convert FP mnemonics to UAL | mul+add patternsKyrylo Tkachov1-12/+12
2014-09-09[ARM][2/7] Convert FP mnemonics to UAL | add/sub/div/abs patterns.Kyrylo Tkachov1-10/+10
2014-09-09[ARM][1/7] Convert FP mnemonics to UAL | mov patterns.Kyrylo Tkachov3-106/+85
2014-09-09[AArch64] PR 61749: Do not ICE in lane intrinsics when passed non-constant la...Kyrylo Tkachov2-15/+19
2014-09-09remove picochipTrevor Saunders10-8490/+0
2014-09-08rs6000.c (special_handling_values): Add SH_SPLAT.Bill Schmidt1-46/+79
2014-09-08[Obvious] Remove unused aarch64_types_cmtst_qualifiers, was breaking bootstrap.Alan Lawrence1-5/+0
2014-09-08Remove SF_SIZE etc. target macros.Joseph Myers9-10/+0
2014-09-08Remove no-longer-needed fp-bit target macros.Joseph Myers2-11/+0
2014-09-07Fix PR63190Venkataramanan Kumar1-2/+2
2014-09-06arc.c (arc_predicate_delay_insns): Swap comparison arguments to silence bogus...Joern Rennecke1-1/+1
2014-09-06arc.c (arc_print_operand): Fix format for HOST_WIDE_INT.Joern Rennecke1-3/+3
2014-09-06re PR bootstrap/63188 (r214954 breaks bootstrap on x86_64-apple-darwin13)Dominique d'Humieres2-2/+2
2014-09-05re PR target/63187 (Unrecognizable insn ICE due to revision 214080)Segher Boessenkool1-2/+54
2014-09-05Use rtx_insn for various jump-handling functions and predicatesDavid Malcolm6-15/+15
2014-09-05Drop uncast_insn from param 1 of final_scan_insnDavid Malcolm3-13/+13
2014-09-05[ARM/AArch64] Add scheduling info for ARMv8-A FPU new instructions in Cortex-...Kyrylo Tkachov1-1/+2
2014-09-05[PATCH AArch64] Rename [u]int32x1_t to [u]int32_t (resp 16x1, 8x1) in arm_neon.hAlan Lawrence1-223/+217
2014-09-05[PATCH AArch64 2/2] Replace temporary inline assembler for vget_highAlan Lawrence1-132/+79
2014-09-05[PATCH AArch64 2/2] Remove vector compare/tst __builtinsAlan Lawrence3-306/+160
2014-09-05[PATCH AArch64 1/2] Improve codegen of vector compares inc. tst instructionAlan Lawrence6-60/+114
2014-09-05[PATCH][AArch64] Tidy: remove unused qualifier_const_pointerAlan Lawrence1-3/+1
2014-09-05[PATCH][AArch64] One-liner: fix type of an add in SIMD registersAlan Lawrence1-1/+1
2014-09-05[PATCH AArch64] Remove varargs from aarch64_simd_expand_argsAlan Lawrence1-13/+3
2014-09-05[ARM/AArch64] Schedule alu_ext for Cortex-A53.Kyrylo Tkachov1-1/+1