aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Expand)AuthorFilesLines
2023-12-01aarch64: Add a result_mode helper functionRichard Sandiford3-2/+11
2023-12-01s390x: Fix s390_md_asm_adjust handling of long doubles [PR112753]Juergen Christ1-0/+4
2023-12-01s390: Fix builtin-classify-type-1.c on s390 too [PR112725]Jakub Jelinek1-1/+2
2023-12-01RISC-V: Fix VSETVL PASS regressionJuzhe-Zhong1-7/+6
2023-11-30AArch64: Fix __sync_val_compare_and_swap [PR111404]Wilco Dijkstra1-1/+28
2023-11-30AArch64: Fix strict-align cpymem/setmem [PR103100]Wilco Dijkstra2-32/+24
2023-11-30RISC-V: Support widening register overlap for vf4/vf8Juzhe-Zhong1-18/+20
2023-11-30RISC-V: Remove earlyclobber for wx/wf instructions.Juzhe-Zhong1-2/+2
2023-11-30Support sdot_prodv*qi with emulation of sdot_prodv*hi.liuhongt1-12/+75
2023-11-30Use vec_extact_lo instead of subreg in reduc_<code>_scal_m.liuhongt1-21/+26
2023-11-30RISC-V: Support highpart overlap for floating-point widen instructionsJuzhe-Zhong1-37/+41
2023-11-30RISC-V: Rename vconstraint into group_overlapJuzhe-Zhong3-17/+20
2023-11-30RISC-V: Support highpart overlap for vext.vfJuzhe-Zhong1-9/+10
2023-11-30aarch64: Add support for Ampere-1B (-mcpu=ampere1b) CPUPhilipp Tomsich5-1/+224
2023-11-29bpf: change ASM_COMMENT_START to '#'David Faust1-1/+1
2023-11-29rs6000: Fix up c-c++-common/builtin-classify-type-1.c failure [PR112725]Jakub Jelinek1-1/+2
2023-11-29RISC-V: Support highpart register overlap for vwcvtJuzhe-Zhong3-9/+57
2023-11-29RISC-V: Add explicit braces to eliminate warning.xuli1-4/+6
2023-11-29LoongArch: Use LSX for scalar FP rounding with explicit rounding modeXi Ruoyao1-0/+28
2023-11-29LoongArch: Remove lrint_allow_inexactXi Ruoyao1-4/+1
2023-11-29LoongArch: Use standard pattern name and RTX code for LSX/LASX rotate shiftXi Ruoyao4-50/+45
2023-11-29LoongArch: Use standard pattern name and RTX code for LSX/LASX muh instructionsXi Ruoyao4-60/+32
2023-11-29LoongArch: Fix usage of LSX and LASX frint/ftint instructions [PR112578]Xi Ruoyao5-491/+215
2023-11-29RISC-V: Bugfix for ICE in block move when zve32fPan Li1-0/+1
2023-11-28ARC: Consistent use of whitespace in assembler templates.Roger Sayle1-177/+176
2023-11-28i386: Improve cmpstrnqi_1 insn pattern [PR112494]Uros Bizjak1-8/+4
2023-11-28Revert "This patch enables errors when external calls are created."Cupertino Miranda1-21/+0
2023-11-28This patch enables errors when external calls are created.Cupertino Miranda1-0/+21
2023-11-28bpf: Forces __buildin_memcmp not to generate a call upto 1024 bytes.Cupertino Miranda2-0/+21
2023-11-28bpf: Corrected condition in core_mark_as_access_index.Cupertino Miranda1-1/+1
2023-11-28bpf: Delayed the removal of the parser enum plugin handler.Cupertino Miranda1-2/+1
2023-11-28RISC-V: Disallow poly (1,1) VLA SLP interleave vectorizationJuzhe-Zhong1-0/+9
2023-11-28RISC-V: Fix VSETVL PASS regressionJuzhe-Zhong1-9/+20
2023-11-27aarch64: Improve cost of `a ? {-,}1 : b`Andrew Pinski1-0/+12
2023-11-27aarch64: Do not force a stack frame for EH returnsSzabolcs Nagy1-2/+1
2023-11-27aarch64: Use br instead of ret for eh_returnSzabolcs Nagy3-62/+30
2023-11-27GCN: Remove 'last_arg' spec functionThomas Schwinge3-43/+1
2023-11-27GCN: Tag '-march=[...]', '-mtune=[...]' as 'Negative' of themselves [PR112669]Thomas Schwinge1-2/+2
2023-11-27hurd: Ad default-pie and static-pie supportSamuel Thibault2-6/+6
2023-11-27hurd: Add multilib paths for gnu-x86_64Samuel Thibault1-0/+38
2023-11-27aarch64: Remove redundant zeroing/merging in SVE intrinsics [PR106326]Richard Sandiford2-0/+49
2023-11-27aarch64: Move and generalise vect_all_sameRichard Sandiford3-15/+24
2023-11-27amdgcn: Disallow TImode vector permuteAndrew Stubbs1-1/+3
2023-11-27s390: Add missing builtin typeStefan Schulze Frielinghaus1-0/+1
2023-11-27s390: Fixup builtins vec_rli and verllStefan Schulze Frielinghaus3-43/+27
2023-11-27s390: Streamline NNPA builtins with their LLVM counterpartsStefan Schulze Frielinghaus2-8/+7
2023-11-27s390: Fix builtins floating-point convert to/from fixedStefan Schulze Frielinghaus1-8/+8
2023-11-27s390: Fix constraint for insn *cmphi_ccuStefan Schulze Frielinghaus1-2/+2
2023-11-27RISC-V: Remove incorrect function gate gather_scatter_valid_offset_mode_pJuzhe-Zhong5-49/+44
2023-11-27RISC-V: Initial RV64E and LP64E supportTsukasa OI7-13/+33