aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Expand)AuthorFilesLines
2018-10-19rs6000: Put CR0 first in REG_ALLOC_ORDERSegher Boessenkool1-1/+1
2018-10-19re PR tree-optimization/87657 (SLP ICE in libgfortran matmul_i2_vanilla)Richard Biener1-2/+1
2018-10-19i386: Enable AVX512 memory broadcast for FP addH.J. Lu1-0/+28
2018-10-19i386: Use register_operand in AVX512 FMA with memory broadcastH.J. Lu1-6/+6
2018-10-18i386: Enable AVX512 memory broadcast for FMAH.J. Lu1-0/+50
2018-10-18i386.c (ix86_emit_fp_unordered_jump): Set JUMP_LABEL to the jump insn.Uros Bizjak1-18/+28
2018-10-18i386.c (ix86_builtin_vectorization_cost): Do not feed width-specific load/sto...Richard Biener2-34/+28
2018-10-18i386.c: Fix costing of vector FMA.Richard Biener1-1/+2
2018-10-18i386.c (ix86_vec_cost): Remove !parallel path and argument.Richard Biener1-69/+45
2018-10-18Add -std=c2x, -std=gnu2x, -Wc11-c2x-compat, C2X _Static_assert support.Joseph Myers1-0/+1
2018-10-16[AArch64] Use @ pattern to eliminate switch statement in one more placeKyrylo Tkachov2-21/+2
2018-10-15ft32.md (ft32_general_movsrc_operand): Disable reg + sym +- const_int address...Jeff Law1-1/+6
2018-10-15S/390: Fix problem with vec_init expanderAndreas Krebbel1-3/+8
2018-10-14i386: Add register source to movddupH.J. Lu1-1/+1
2018-10-12pdp11.md (doloop_end): New expander.Paul Koning2-2/+87
2018-10-12introduce --enable-large-address-awareAlexandre Oliva2-0/+17
2018-10-12define HAVE_GAS_ALIGNED_COMMAlexandre Oliva1-0/+4
2018-10-12[AArch64] Support zero-extended move to FP registerWilco Dijkstra1-11/+20
2018-10-11rs6000.c (map_to_integral_tree_type): New helper function.Will Schmidt1-125/+180
2018-10-11[AArch64] Fix PR87511Wilco Dijkstra1-1/+2
2018-10-11leverage linker relaxation on ppc vxworks RTPsDoug Rupp1-1/+8
2018-10-11x86-tune-costs.h (bdver?_memcpy, [...]): Unify to ...Richard Biener2-316/+10
2018-10-10re PR target/87573 (error: could not split insn since r264877)Uros Bizjak1-1/+8
2018-10-10re PR target/87550 (Intrinsics for rdpmc (__rdpmc, __builtin_ia32_rdpmc) are ...Jakub Jelinek1-1/+1
2018-10-10sse.md (reduc_plus_scal_v8df, [...]): Merge into pattern reducing to half wid...Richard Biener1-87/+63
2018-10-09This is a follow-on to earlier commits for adding compatibility implementatio...Paul A. Clarke1-0/+162
2018-10-08i386: Correct _mm512_mask3_fmaddsub_round_pdH.J. Lu1-1/+1
2018-10-08x86-tune-costs.h (znver1_cost): Make AVX256 vector loads cost the same as AVX...Richard Biener1-2/+2
2018-10-08Fix ICE on block move when using LRA.Paul Koning4-190/+41
2018-10-08S/390: Increase latencies for some FP instructionsRobin Dapp1-5/+9
2018-10-05RISC-V: Fix -fsignaling-nans for glibc testsuite.Andrew Waterman1-6/+28
2018-10-05rs6000: Some mfcr pattern simplificationSegher Boessenkool1-33/+10
2018-10-05* config/i386/i386.md: Reorder cmpi patterns.Uros Bizjak1-14/+14
2018-10-05i386.md (*cmpxf_cc_i387): Remove pattern.Uros Bizjak2-131/+33
2018-10-05Add some pdp11 target hook definitions for C++Paul Koning1-0/+16
2018-10-05Remove -mfloat32, -mfloat64 switches from pdp11 target.Paul Koning2-16/+9
2018-10-05i386.md (*cmpxf_i387): Change operand 2 predicate to reg_or_0_operand.Uros Bizjak1-38/+4
2018-10-05constraints.md ("C"): Do not depend on TARGET_SSE.Uros Bizjak6-78/+77
2018-10-05i386.c (ix86_add_stmt_cost): When scalar cost is asked for initialize mode to...Richard Biener1-1/+5
2018-10-05i386: Don't pass -msse2avx to assembler for -mavxH.J. Lu2-2/+2
2018-10-05rs6000: Various fixes for the new fpscr builtins (PR87509)Segher Boessenkool2-5/+4
2018-10-04i386.md (*fop_<X87MODEF:mode>_2_i387): Macroize insn from *fop_<MODEF:mode>_2...Uros Bizjak1-163/+124
2018-10-04re PR rtl-optimization/87466 (IRA and LRA spill all pseudos that are live acr...Peter Bergner1-0/+3
2018-10-03i386.md (*cmp<X87MODEF:mode>_<SWI24:mode>_i387): Change operand 2 predicate t...Uros Bizjak1-2/+2
2018-10-03RISC-V: Add macro for ilp32e ABI. Cleanup white space.Jim Wilson1-12/+15
2018-10-03Enable LRA register allocator for PDP11.Paul Koning3-4/+14
2018-10-03i386.md (*<absneg:code>extendsfdf2): Remove.Uros Bizjak1-20/+2
2018-10-03Fix ARM_TARGET2_DWARF_FORMAT for vxworksJerome Lambourg1-1/+1
2018-10-02re PR target/87474 (ICE in extract_insn, at recog.c:2305)Aaron Sawdey1-3/+7
2018-10-02S/390: Support IBM z14 Model ZR1 with -march=nativeAndreas Krebbel1-0/+1
generated by cgit v1.1 at 2024-08-17 14:02:08 +0000