index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/existing-fp8
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
config
Age
Commit message (
Expand
)
Author
Files
Lines
2023-07-15
hppa: Modify TLS patterns to provide both 32 and 64-bit support.
John David Anglin
1
-34
/
+162
2023-07-14
arm: [MVE intrinsics] rework vcmlaq
Christophe Lyon
5
-310
/
+22
2023-07-14
arm: [MVE intrinsics] factorize vcmlaq
Christophe Lyon
3
-64
/
+29
2023-07-14
arm: [MVE intrinsics] rework vcmulq
Christophe Lyon
4
-448
/
+12
2023-07-14
arm: [MVE intrinsics factorize vcmulq
Christophe Lyon
3
-94
/
+33
2023-07-14
arm: [MVE intrinsics] rework vcaddq vhcaddq
Christophe Lyon
5
-1202
/
+117
2023-07-14
arm: [MVE intrinsics] Factorize vcaddq vhcaddq
Christophe Lyon
3
-117
/
+62
2023-07-14
PR target/110588: Add *bt<mode>_setncqi_2 to generate btl on x86.
Roger Sayle
1
-6
/
+23
2023-07-14
i386: Improved insv of DImode/DFmode {high,low}parts into TImode.
Roger Sayle
1
-10
/
+27
2023-07-14
RISC-V: Enable COND_LEN_FMA auto-vectorization
Juzhe-Zhong
3
-0
/
+74
2023-07-14
bpf: enable instruction scheduling
Jose E. Marchesi
1
-0
/
+11
2023-07-14
RISC-V: Recognized zihintntl extensions
Monk Chiang
1
-0
/
+2
2023-07-14
RISC-V: Remove the redundant expressions in the and<mode>3.
Die Li
1
-5
/
+0
2023-07-14
SH: Fix PR101496 peephole bug
Oleg Endo
1
-0
/
+39
2023-07-13
pdp11: Fix epilogue generation [PR107841]
Mikael Pettersson
1
-1
/
+1
2023-07-13
Darwin: Use -platform_version when available [PR110624].
Iain Sandoe
1
-3
/
+12
2023-07-13
rs6000, Add return value to __builtin_set_fpscr_rn
Carl Love
3
-21
/
+42
2023-07-13
alpha: Fix computation mode in alpha_emit_set_long_cost [PR106966]
Uros Bizjak
1
-1
/
+6
2023-07-13
RISC-V: Refactor riscv mode after for VXRM and FRM
Pan Li
1
-23
/
+62
2023-07-13
RISC-V: RISC-V: Support gather_load/scatter RVV auto-vectorization
Ju-Zhe Zhong
7
-62
/
+675
2023-07-13
RISC-V: Support COND_LEN_* patterns
Juzhe-Zhong
4
-0
/
+169
2023-07-12
i386: Fix FAIL of gcc.target/i386/pr91681-1.c
Roger Sayle
1
-1
/
+1
2023-07-12
i386: Fix FAIL of gcc.target/i386/pr91681-1.c
Roger Sayle
1
-0
/
+33
2023-07-12
PR target/110598: Fix rega = 0; rega ^= rega regression in i386.md
Roger Sayle
1
-2
/
+14
2023-07-12
i386: Tweak ix86_expand_int_compare to use PTEST for vector equality.
Roger Sayle
1
-1
/
+18
2023-07-12
RISC-V: Support integer mult highpart auto-vectorization
Ju-Zhe Zhong
1
-0
/
+30
2023-07-12
x86: improve fast bfloat->float conversion
Jan Beulich
1
-8
/
+14
2023-07-12
x86: make better use of VBROADCASTSS / VPBROADCASTD
Jan Beulich
1
-19
/
+42
2023-07-12
riscv: thead: Factor out XThead*-specific peepholes
Christoph Müllner
3
-56
/
+76
2023-07-12
riscv: Prepare backend for index registers
Christoph Müllner
3
-2
/
+26
2023-07-12
riscv: Move address classification info types to riscv-protos.h
Christoph Müllner
2
-43
/
+43
2023-07-12
riscv: Define Xmode macro
Christoph Müllner
1
-0
/
+4
2023-07-12
riscv: Simplify output of MEM addresses
Christoph Müllner
1
-1
/
+1
2023-07-12
riscv: thead: Adjust constraints of th_addsl INSN
Christoph Müllner
1
-3
/
+2
2023-07-12
riscv: xtheadmempair: Fix doc for th_mempair_order_operands()
Christoph Müllner
1
-2
/
+2
2023-07-12
riscv: xtheadmempair: Fix CFA reg notes
Christoph Müllner
1
-2
/
+6
2023-07-12
riscv: xtheadbb: Add sign/zero extension support for th.ext and th.extu
Christoph Müllner
2
-3
/
+34
2023-07-12
Break false dependence for vpternlog by inserting vpxor or setting constraint...
liuhongt
2
-16
/
+137
2023-07-12
Initial Granite Rapids D Support
Mo, Zewei
2
-1
/
+6
2023-07-12
i386: Guard 128 bit VAES builtins with AVX512VL
Haochen Jiang
2
-5
/
+11
2023-07-12
RISC-V: Optimize permutation codegen with vcompress
Ju-Zhe Zhong
2
-0
/
+157
2023-07-10
rs6000: Remove redundant MEM_P predicate usage
Peter Bergner
1
-2
/
+2
2023-07-10
GCSE: Export 'insert_insn_end_basic_block' as global function
Ju-Zhe Zhong
1
-124
/
+4
2023-07-10
arm: Fix MVE intrinsics support with LTO (PR target/110268)
Christophe Lyon
3
-30
/
+43
2023-07-10
i386: Add new insvti_lowpart_1 and insvdi_lowpart_1 patterns.
Roger Sayle
1
-0
/
+66
2023-07-10
i386: Add AVX512 support for STV of SI/DImode rotation by constant.
Roger Sayle
1
-1
/
+7
2023-07-10
Add pre_reload splitter to detect fp min/max pattern.
liuhongt
1
-0
/
+43
2023-07-07
i386: Improve __int128 argument passing (in ix86_expand_move).
Roger Sayle
1
-0
/
+28
2023-07-07
IBM Z: Fix vec_init default expander
Juergen Christ
1
-5
/
+6
2023-07-07
x86: slightly correct / simplify *vec_extractv2ti
Jan Beulich
1
-1
/
+1
[next]