aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Expand)AuthorFilesLines
2020-03-13aarch64: Fix another bug in aarch64_add_offset_1 [PR94121]Jakub Jelinek1-1/+2
2020-03-13i386: Use ix86_output_ssemov for DFmode TYPE_SSEMOVH.J. Lu2-41/+9
2020-03-13aarch64: Add --params to control the number of recip steps [PR94154]Bu Le2-3/+14
2020-03-12Support for the CPEN control register was removed in rev .50 of the RXv1 Inst...Jeff Law2-2/+0
2020-03-12i386: Use ix86_output_ssemov for MMX TYPE_SSEMOVH.J. Lu2-27/+21
2020-03-11[rs6000] Fix a wrong GC issueBin Bin Lv3-4/+5
2020-03-11Bug fix: cannot convert 'const short int*' to 'const __bf16*'Delia Burduv2-13/+15
2020-03-11pdp11: Fix handling of common (local and global) vars [PR94134]Jakub Jelinek1-1/+2
2020-03-11aarch64: Fix ICE in aarch64_add_offset_1 [PR94121]Jakub Jelinek1-1/+1
2020-03-10Fix length computation for movsi_insv which resulted in regressions due to ou...Jeff Law1-1/+2
2020-03-11rs6000: Check -+0 and NaN for smax/smin generationJiufu Guo1-1/+5
2020-03-10PR90763: PowerPC vec_xl_len should take const argument.Will Schmidt1-0/+13
2020-03-10i386: Fix up *testqi_ext_3 insn&split for the *testdi_1 changes [PR94088]Jakub Jelinek1-6/+11
2020-03-09rs6000: Fix -mlong-double documentationCarl Love1-1/+2
2020-03-09Restore alignment in rs6000 target.Martin Liska1-5/+0
2020-03-06[AArch64] Use intrinsics for widening multiplies (PR91598)Wilco Dijkstra5-200/+157
2020-03-06[AArch64] Fix lane specifier syntaxWilco Dijkstra1-10/+10
2020-03-06[AArch64][SVE] Add missing movprfx attribute to some ternary arithmetic patternsKyrylo Tkachov1-0/+2
2020-03-06rs6000: Correct logic to disable NO_SUM_IN_TOC and NO_FP_IN_TOC [PR94065]David Edelsohn3-6/+6
2020-03-06ACLE intrinsics: BFloat16 load intrinsics for AArch32Delia Burduv4-22/+195
2020-03-06ACLE intrinsics: BFloat16 store (vst<n>{q}_bf16) intrinsics for AArch32Delia Burduv7-16/+107
2020-03-06aarch64: ACLE intrinsics for BFCVTN, BFCVTN2 and BFCVTDelia Burduv5-0/+75
2020-03-06Fix error format string.Andreas Krebbel1-2/+2
2020-03-05i386: Properly encode vector registers in vector moveH.J. Lu4-177/+217
2020-03-05i386: Fix some -O0 avx2intrin.h and xopintrin.h intrinsic macros [PR94046]Jakub Jelinek2-8/+8
2020-03-05[AArch32] ACLE intrinsics bfloat16 vmmla and vfma<b/t> for AArch32 AdvSIMDKyrylo Tkachov5-1/+135
2020-03-04rs6000: Fix -mpower9-vector -mno-altivec ICE (PR87560)Bill Schmidt2-0/+5
2020-03-04IBM Z: zTPF: Prevent FPR usageAndreas Krebbel1-2/+3
2020-03-04IBM Z: zTPF: Add tpf trace customization optionsAndreas Krebbel4-17/+84
2020-03-04PR target/93995 ICE in patch_jump_insn, at cfgrtl.c:1290 on riscv64-linux-gnuKito Cheng1-3/+4
2020-03-03arm: ACLE BFloat16 convert intrinsicsDennis Zhang6-0/+158
2020-03-03s390: Fix --with-arch=... --with-tune=... [PR26877]Jakub Jelinek1-3/+5
2020-03-03arc: Update legitimate small data address.Claudiu Zissulescu1-10/+26
2020-03-03arc: Use accl_operand predicate for fma instructions.Claudiu Zissulescu1-2/+2
2020-03-03arc: Improve code gen for 64bit add/sub operations.Claudiu Zissulescu1-75/+41
2020-03-03arc: Add length attribute to eh_return pattern.Claudiu Zissulescu1-1/+3
2020-03-02i386: Allow only registers with VALID_INT_MODE_P modes in movstrict<mode> [PR...Uros Bizjak1-1/+1
2020-03-02amdgcn: Extend reductions to all typesAndrew Stubbs3-59/+129
2020-02-29Make STATIC_CHAIN_REGNUM a call used register.Jeff Law2-3/+4
2020-02-28Fix target/93937Michael Meissner1-22/+0
2020-02-28Fix misleading aarch64 mcpu/march warning stringJoel Hutton1-2/+2
2020-02-27Fix PR target/93932Michael Meissner1-19/+71
2020-02-27 [GCC][PATCH][ARM] Add vreinterpret, vdup, vget and vset bfloat16 intrinsicsMihail Ionescu4-28/+565
2020-02-27amdgcn: sub-dword vector min/max/shift/bit operatorsAndrew Stubbs2-15/+78
2020-02-27define NO_DOT_IN_LABEL only in vxworks6Alexandre Oliva1-6/+8
2020-02-27amdgcn: fix ICE on subreg of BI reg.Andrew Stubbs1-0/+25
2020-02-25typo fix: Fix probablity, becuse, sucessor and destinarion typos [PR93912]Jakub Jelinek1-1/+1
2020-02-25aarch64: Add bfloat16 vldn/vstn intrinsicsMihail Ionescu3-8/+498
2020-02-25aarch64: Add bfloat16 vdup and vreinterpret ACLE intrinsicsMihail Ionescu2-3/+512
2020-02-25arm: ACLE intrinsics for bfloat16 dot productDennis Zhang4-0/+106
generated by cgit v1.1 at 2024-08-20 06:49:58 +0000