aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Expand)AuthorFilesLines
2019-08-13[AArch64] Make <perm_insn> the complete mnemonicRichard Sandiford4-14/+11
2019-08-13i386.md (ix86_expand_vector_set): Use vec_merge path for TARGET_MMX_WITH_SSE ...Uros Bizjak2-1/+73
2019-08-12re PR target/83250 (_mm256_zextsi128_si256 missing for AVX2 zero extension)Jakub Jelinek2-0/+62
2019-08-10re PR target/91408 (ICE in extract_insn, at recog.c:2310 since r273981)Jakub Jelinek1-2/+2
2019-08-09[aarch64] PR target/91386 Use copy_rtx to avoid modifying original insns in p...Richard Earnshaw1-8/+10
2019-08-09[arm] Recognize thumb2 16-bit variants of the add and compare instructionsRichard Earnshaw1-8/+22
2019-08-08rs6000: Rename DFP iterator and attr to DDTD and qSegher Boessenkool1-67/+63
2019-08-08rs6000: Use iterators in more DFP patternsSegher Boessenkool1-99/+39
2019-08-08RISC-V: Fix C ABI for flattened struct with 0-length bitfield.Jim Wilson1-16/+76
2019-08-07[AArch64] Fix INSR for zero floatsRichard Sandiford2-4/+4
2019-08-07[AArch64] Prefer FPRs over GPRs for INSRRichard Sandiford1-4/+7
2019-08-07[AArch64] Prefer FPRs over GPRs for CLASTBRichard Sandiford1-2/+2
2019-08-07[AArch64] Merge SVE reduction patternsRichard Sandiford2-61/+49
2019-08-07[AArch64] Merge SVE ternary FP operationsRichard Sandiford1-176/+40
2019-08-07[AArch64] Merge SVE FMAXNM/FMINNM patternsRichard Sandiford2-36/+25
2019-08-07[AArch64] Merge SVE FP unary patternsRichard Sandiford2-60/+60
2019-08-07[AArch64] Remove redundant SVE FADDA patternRichard Sandiford1-15/+0
2019-08-07[AArch64] Make SVE UNSPEC_COND_*s match the insn mnemonicRichard Sandiford2-51/+57
2019-08-07[AArch64] Reorganise aarch64-sve.mdRichard Sandiford3-1703/+2684
2019-08-07re PR target/91385 (Zero-extended negation (*negsi2_1_zext) is not generated)Uros Bizjak1-15/+5
2019-08-07[AArch64] Remove unused commutative attributeRichard Sandiford1-7/+0
2019-08-07rs6000: support vector int type rotatertKewen Lin1-0/+13
2019-08-07RISC-V: Handle g extension in multilib-generatorKito Cheng1-3/+3
2019-08-06RISC-V: Handle extensions combination correctly in multilib-generator.Kito Cheng1-0/+37
2019-08-05re PR target/91341 (Missing AVX Intrinsics: load/store u2)Jakub Jelinek1-0/+42
2019-08-05RISC-V: Promote type correctly for libcallsKito Cheng1-1/+27
2019-08-05PR91349, powerpc64*-*-freebsd* defines _GNU_SOURCEAlan Modra1-0/+4
2019-08-02Add future.md.Michael Meissner3-0/+523
2019-08-02re PR tree-optimization/91201 (SIMD not generated for horizontal sum of bytes...Uros Bizjak1-0/+19
2019-08-02re PR target/91323 (LTGT rtx produces UCOMISS instead of COMISS)Uros Bizjak1-3/+3
2019-08-02re PR tree-optimization/91201 (SIMD not generated for horizontal sum of bytes...Jakub Jelinek1-0/+11
2019-08-01Fix comment about use of @pcrel@got.Michael Meissner1-1/+1
2019-08-01re PR tree-optimization/85693 (Generation of SAD (Sum of Absolute Difference)...Uros Bizjak1-0/+15
2019-08-01mmx.md (vec_extractv2si_0): Add (r,x) alternative.Uros Bizjak1-12/+70
2019-07-31re PR target/91050 (-mdejagnu-cpu=<cpu> does not affect the -m<cpu> assembler...Peter Bergner5-11/+22
2019-07-31config.gcc (hppa*-*-netbsd*): New target.Matt Thomas2-0/+174
2019-07-31re PR tree-optimization/91201 (SIMD not generated for horizontal sum of bytes...Jakub Jelinek1-0/+15
2019-07-31Remove amdgcn expcnt waits.Andrew Stubbs3-38/+52
2019-07-31re PR tree-optimization/91201 (SIMD not generated for horizontal sum of bytes...Jakub Jelinek1-3/+24
2019-07-31[GCC, AArch64] Enable Transactional Memory ExtensionSudakshina Das7-7/+192
2019-07-31[Arm][CMSE]Add warn_unused_return attribute to cmse functionsJoel Hutton1-0/+2
2019-07-30alpha.c (alpha_option_override): Quote a C type.Uros Bizjak1-1/+1
2019-07-30Adjust literal pool offset in Thumb-2 movsi patternsWilco Dijkstra2-2/+2
2019-07-30re PR target/91150 (wrong code with -O -mavx512vbmi due to wrong writemask)Jakub Jelinek1-2/+3
2019-07-30i386.md (movstrict<mode>): Use register_operand predicate for operand 0.Uros Bizjak1-20/+18
2019-07-29MSP430: Disallow use of code/data regions in the small memory modelJozef Lawrynowicz2-4/+39
2019-07-29Allow both upper and lower case 'r' in register namesJozef Lawrynowicz1-0/+22
2019-07-29[arm] Make ACLE builtins use arm_* namespace for expandersKyrylo Tkachov2-9/+9
2019-07-28[RS6000] rs6000_output_mi_thunk tidyAlan Modra1-14/+1
2019-07-28[RS6000] PR91135, __linux__ not defined with -mcall-aixdesc on 9.x and ppc64Alan Modra2-27/+2
generated by cgit v1.1 at 2025-01-17 13:58:45 +0000