aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Expand)AuthorFilesLines
2015-01-15dojump.h: New header file.Prathamesh Kulkarni62-130/+698
2015-01-15[MIPS] Remove all excess parallel constructsMatthew Fortune4-471/+413
2015-01-15Add support for the R6 LSA and DLSA instructionsMatthew Fortune4-0/+50
2015-01-14re PR target/53988 ([SH] tst Rm,Rn not used for QI/HImode)Oleg Endo3-16/+264
2015-01-14[MIPS] Update the ZC constraint.Matthew Fortune3-34/+34
2015-01-14re PR target/64386 (ICE: in extract_insn, at recog.c:2327 (unrecognizable ins...Ilya Tocar1-0/+8
2015-01-14re PR target/64393 (ICE: in extract_insn, at recog.c:2327 (unrecognizable ins...Ilya Tocar1-1/+1
2015-01-14re PR target/64387 (ICE: in extract_insn, at recog.c:2327 (unrecognizable ins...Ilya Tocar1-2/+2
2015-01-14[AArch64] Error out of arm_neon.h if nofp/nosimdKyrylo Tkachov1-0/+6
2015-01-14re PR target/64453 (Live high register not saved in function prolog on ARM wi...Thomas Preud'homme1-5/+12
2015-01-14arm.c: Tune the max_cond_insns/branch_cost for Cortex-M7.Hale Wang1-2/+9
2015-01-14[ARM] Fix PR target/64460: Set 'shift' attr properly on some patterns.Kyrylo Tkachov1-2/+2
2015-01-14Fix Linux multilib configurations with default architecturesMatthew Fortune5-4/+24
2015-01-14arm.c (arm_compute_save_reg_mask): Do not save lr in case of tail call.Joey Ye2-0/+12
2015-01-14[NDS32] Remove some features and options that are not available yet in nds32 ...Chung-Ju Wu4-192/+2
2015-01-13[ARM]Make CLZ_DEFINED_VALUE_AT_ZERO and CTZ_DEFINED_VALUE_AT_ZERO return 2.Renlin Li1-2/+2
2015-01-13gcc/Richard Sandiford1-13/+13
2015-01-132015-01-13 Andrew Pinski <apinski@cavium.com>Andrew Pinski1-2/+2
2015-01-13[multiple changes]Andrew Pinski1-0/+9
2015-01-13[NDS32] Consider -mcmodel=X in nds32_legitimate_address_p implementation.Chung-Ju Wu1-12/+36
2015-01-13[NDS32] Implement TARGET_ENCODE_SECTION_INFO to store specific flag in symbol...Chung-Ju Wu2-0/+50
2015-01-13[NDS32] Consider TARGET_CMODEL_LARGE for function call instructions.Chung-Ju Wu1-10/+32
2015-01-13[NDS32] Provide TARGET_CMODEL_[SMALL|MEDIUM|LARGE] to check which code model ...Chung-Ju Wu2-3/+20
2015-01-13[NDS32] Remove -mgp-direct/-mno-gp-direct options.Chung-Ju Wu3-24/+13
2015-01-13[NDS32] Add -mcmodel= option to support different code model.Chung-Ju Wu2-0/+25
2015-01-12* Add TARGET_ATOMIC_ASSIGN_EXPAND_FENV hook for sh.Kaz Kojima1-0/+82
2015-01-12re PR target/64513 (ICE: in maybe_record_trace_start, at dwarf2cfi.c:2231 wit...Jakub Jelinek1-0/+8
2015-01-12m68k.md (truncsiqi2): Disable for TARGET_COLDFIRE.Jeff Law1-3/+3
2015-01-12h8300.c (Fpa): Use RTX_FRAME_RELATED_P directly rather than calling F.Jeff Law1-1/+1
2015-01-12[ARM] Use Cortex-A17 tuning parameters for Cortex-A12Kyrylo Tkachov2-5/+5
2015-01-12[ARM] Implement TARGET_SCHED_MACRO_FUSION_PAIR_PKyrylo Tkachov2-19/+119
2015-01-12[ARM][cleanup] Use R0_REGNUM and R1_REGNUM instead of 0 and 1 where appropriateKyrylo Tkachov1-8/+8
2015-01-12visium.c: Add includes hashtab.h...Prathamesh Kulkarni1-1/+17
2015-01-10Fix mul.x flag for moxieAnthony Green1-1/+1
2015-01-10Tabify assembly output for moxieAnthony Green1-66/+66
2015-01-10Fix CC_REG definition for moxieAnthony Green1-1/+1
2015-01-09arm.h (MAX_SYNC_LIBFUNC_SIZE): Delete semicolon.Andreas Tobler1-1/+1
2015-01-09genattrtab.c (write_header): Include hash-set.h...Michael Collison94-211/+840
2015-01-09configure.ac: Don't add ${libgcj} for arm*-*-freebsd*.Andreas Tobler3-1/+186
2015-01-09RTEMS: Add e6500 multilibs for PowerPCSebastian Huber2-5/+11
2015-01-09RTEMS: Fix MPC8540 multilibs for PowerPCSebastian Huber1-1/+4
2015-01-09RTEMS: Use MULTILIB_REQUIRED for PowerPCSebastian Huber1-41/+24
2015-01-09RTEMS: Use MULTILIB_REQUIRED for ARMSebastian Huber1-160/+13
2015-01-09RTEMS: Rename ARM target config filesSebastian Huber2-0/+0
2015-01-08re PR target/64338 (ICE in swap_condition, at jump.c:628)Jakub Jelinek1-13/+18
2015-01-08Make sure that OMP builtins are available in offloading compilers.Thomas Schwinge1-1/+0
2015-01-08intelmic-mkoffload: Deal with linker defaulting to 32-bit x86 mode.Thomas Schwinge1-4/+8
2015-01-08sh-mem.cc: Use constant as second operand when emitting tstsi_t insns.Oleg Endo1-4/+4
2015-01-08re PR target/55212 ([SH] Switch to LRA)Oleg Endo1-3/+8
2015-01-08re PR target/64533 ([SH] alloca generates unsafe code)Kaz Kojima1-2/+3
generated by cgit v1.1 at 2025-02-24 02:01:13 +0000