aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/i386
AgeCommit message (Expand)AuthorFilesLines
2024-12-07i386: x r<< (c - y) to x r>> y etc. optimization [PR117930]Jakub Jelinek1-0/+141
2024-12-06i386: Add missing part from my previous commit.Uros Bizjak1-0/+3
2024-12-06i386: Fix gcc.target/i386/pr101716.c (and some related cleanups)Uros Bizjak1-25/+15
2024-12-06i386: Fix unwanted fwprop to 3dNOW! insn [PR117926]Uros Bizjak1-36/+58
2024-12-06diagnostics: UX: add doc URLs for attributes (v2)David Malcolm1-0/+3
2024-12-05i386: Fix addcarry/subborrow issues [PR117860]Uros Bizjak2-20/+88
2024-12-02x86: Correct comments for pass_apx_nf_convertH.J. Lu1-1/+1
2024-11-29__builtin_prefetch fixes [PR117608]Jakub Jelinek2-25/+22
2024-11-28i386: Macroize compound shift patterns some moreUros Bizjak1-302/+151
2024-11-28inline-asm, i386: Add "redzone" clobber supportJakub Jelinek2-0/+23
2024-11-27i386: x86 can use x >> y for x >> 32+y [PR36503]Uros Bizjak1-4/+96
2024-11-26Optimize 128-bit vector permutation with pand, pandn and por.Cui, Lili1-0/+50
2024-11-25i386: Generalize x >> 32-y to x >> -y conversion with multiples of 32Uros Bizjak1-4/+4
2024-11-25Regeernate .opt.urls after nios2 removalAndrew Pinski2-2/+2
2024-11-25target/116760 - 416.gamess slowdown with SLPRichard Biener1-3/+5
2024-11-25Add extra 64bit SSE vector epilogue in some casesRichard Biener1-0/+7
2024-11-24Fix uninitialized operands[2] in vec_unpacks_hi_v4sf.liuhongt1-1/+4
2024-11-24i386: x86 can use x >> -y for x >> 32-y [PR36503]Uros Bizjak1-0/+112
2024-11-24opt.url: Regenerate the .opt.urls filesAndrew Pinski1-1/+1
2024-11-22build: Remove INCLUDE_MEMORY [PR117737]Andrew Pinski6-6/+0
2024-11-22i386: Make __builtin_ia32_f{nstenv,ldenv,nstsw,fnclex} builtins internal [PR1...Jakub Jelinek1-4/+4
2024-11-21Use decl size in Solaris ASM_DECLARE_OBJECT_NAME [PR102296]Rainer Orth1-1/+1
2024-11-20i386: Remove workaround for Solaris ld 64-bit TLS IE limitationUros Bizjak2-28/+0
2024-11-20Add microarchtecture tunable for pass_align_tight_loops [PR117438]MayShao-oc3-2/+11
2024-11-19Add LTO supportEvgeny Karpov2-4/+2
2024-11-19aarch64: Multiple adjustments to support the SMALL code model correctlyEvgeny Karpov1-4/+4
2024-11-19Support weak referencesEvgeny Karpov1-2/+2
2024-11-18i386: Enable *rsqrtsf2_sse without TARGET_SSE_MATH [PR117357]Uros Bizjak1-1/+1
2024-11-18i386: Add zero maskload else operand.Robin Dapp1-3/+18
2024-11-14i386: Fix cstorebf4 fp comparison operand [PR117495]Hongyu Wang1-11/+7
2024-11-13i386: Add -mveclibabi=aocl [PR56504]Filip Kastl5-1/+152
2024-11-13i386: Zero extend 32-bit address to 64-bit with option -mx32 -maddress-mode=l...Hu, Lin11-0/+12
2024-11-12Add X86_TUNE_AVX512_TWO_EPILOGUES, enable for Zen4 and Zen5Richard Biener2-0/+17
2024-11-11Initial Diamond Rapids SupportHaochen Jiang4-3/+28
2024-11-10Guard truncate from vector float to vector __bf16 with !flag_rounding_math &&...liuhongt3-7/+28
2024-11-08Update gcc-auto-profile / gen_autofdo_event.pyAndi Kleen1-7/+14
2024-11-07i386: Support cstorebf4 with native bf16 comiHongyu Wang1-10/+14
2024-11-06i386: Add OPTION_MASK_ISA2_EVEX512 for some AVX512 instructions.Hu, Lin11-5/+5
2024-11-05Support vector float_extend from __bf16 to float.liuhongt4-1/+78
2024-11-05Support vector float_truncate for SF to BF.liuhongt4-0/+101
2024-11-05i386: Handling exception input of __builtin_ia32_prefetch. [PR117416]Hu, Lin11-0/+11
2024-11-05i386: Utilize VCOMSBF16 for BF16 Comparisons with AVX10.2Levy Hsu4-28/+56
2024-11-04target: Fix asm codegen for vfpclasss* and vcvtph2* instructionsAntoni Boucher1-2/+8
2024-11-02i386: Do not allow pointer conversion for CMPccXADD intrin under -O0Haochen Jiang1-3/+3
2024-11-01Support Intel AMX-MOVRSHu, Lin18-1/+126
2024-11-01Support Intel MOVRSHu, Lin114-7/+566
2024-11-01Support Intel AMX-FP8Liwei Xu8-1/+83
2024-11-01Support Intel AMX-TRANSPOSEHaochen Jiang8-1/+193
2024-11-01Support Intel AMX-TF32Haochen Jiang8-1/+63
2024-11-01Support Intel AMX-AVX512Haochen Jiang8-1/+209