aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/arm/constraints.md
AgeCommit message (Expand)AuthorFilesLines
2024-01-03Update copyright years.Jakub Jelinek1-1/+1
2023-10-02Arm: Block predication on atomics [PR111235]Wilco Dijkstra1-8/+1
2023-05-18arm: Fix vstrwq* backend + testsuiteAndrea Corallo1-4/+16
2023-02-02arm: Fix MVE predicates synthesis [PR 108443]Andre Vieira1-1/+1
2023-01-02Update copyright years.Jakub Jelinek1-1/+1
2022-12-30Fix memory constraint on MVE v[ld/st][2/4] instructions [PR107714]Stam Markianos-Wright1-0/+5
2022-06-07arm: Improve code generation for BFI and BFC [PR105090]Richard Earnshaw1-1/+9
2022-02-22arm: Implement auto-vectorized MVE comparisons with vectors of boolean predic...Christophe Lyon1-0/+6
2022-01-03Update copyright years.Jakub Jelinek1-1/+1
2021-03-22arm: Fix MVE ICEs with vector moves and -mpure-code [PR97252]Alex Coplan1-0/+7
2021-03-19arm: Fix mve_vshlq* [PR99593]Jakub Jelinek1-1/+9
2021-01-04Update copyright years.Jakub Jelinek1-1/+1
2020-12-16Arm: Add NEON and MVE RTL patterns for Complex Addition.Tamar Christina1-1/+1
2020-12-13Revert "Arm: Add NEON and MVE RTL patterns for Complex Addition, Multiply and...Tamar Christina1-1/+1
2020-12-13Arm: Add NEON and MVE RTL patterns for Complex Addition, Multiply and FMA.Tamar Christina1-1/+1
2020-09-25arm: Fix fp16 move patterns for base MVERichard Sandiford1-3/+6
2020-07-29arm: Enable no-writeback vldr.16/vstr.16.Joe Ramsay1-0/+7
2020-05-20[ARM]: Fix the wrong code-gen generated by MVE vector load/store intrinsics (...Srinath Parvathaneni1-1/+22
2020-04-27[GCC][PATCH][ARM]: Change arm constraint name from "e" to "Te".Srinath Parvathaneni1-3/+3
2020-03-18[ARM][GCC][8/5x]: Remaining MVE store intrinsics which stores an half word, w...Srinath Parvathaneni1-1/+5
2020-03-18[ARM][GCC][2/3x]: MVE intrinsics with ternary operands.Srinath Parvathaneni1-0/+10
2020-03-17[ARM][GCC][4/2x]: MVE intrinsics with binary operands.Srinath Parvathaneni1-1/+13
2020-03-17[ARM][GCC][2/2x]: MVE intrinsics with binary operands.Srinath Parvathaneni1-1/+11
2020-03-17[ARM][GCC][1/2x]: MVE intrinsics with binary operands.Srinath Parvathaneni1-1/+6
2020-03-17[ARM][GCC][3/1x]: MVE intrinsics with unary operand.Srinath Parvathaneni1-0/+4
2020-03-16[ARM][GCC][2/x]: MVE ACLE intrinsics framework patch.Srinath Parvathaneni1-1/+4
2020-03-16[ARM][GCC][1/x]: MVE ACLE intrinsics framework patch.Srinath Parvathaneni1-1/+3
2020-01-17[GCC/ARM, 2/2] Add support for ASRL(imm), LSLL(imm) and LSRL(imm) instruction...Mihail Ionescu1-1/+6
2020-01-01Update copyright years.Jakub Jelinek1-1/+1
2019-11-14arm: Fix the "c" constraintRichard Henderson1-2/+3
2019-08-22[ARM] Cleanup logical DImode operationsWilco Dijkstra1-18/+0
2019-04-09Hi there,Matthew Malcomson1-6/+20
2019-02-21re PR bootstrap/88714 (bootstrap comparison failure on armv7l since r265398)Jakub Jelinek1-3/+0
2019-01-01Update copyright years.Jakub Jelinek1-1/+1
2018-12-14ARM] Improve robustness of -mslow-flash-dataThomas Preud'homme1-2/+15
2018-01-03Update copyright years.Jakub Jelinek1-1/+1
2017-01-06[ARM] Implement support for ACLE Coprocessor LDC and STC intrinsicsAndre Vieira1-0/+6
2017-01-01Update copyright years.Jakub Jelinek1-1/+1
2016-10-25constraints.md (Q constraint): Document its use for Thumb-1.Thomas Preud'homme1-2/+11
2016-10-13[ARM] Remove redundant TARGET_VFPRichard Earnshaw1-2/+2
2016-07-07arm.h (TARGET_USE_MOVT): Check MOVT/MOVW availability with TARGET_HAVE_MOVT.Thomas Preud'homme1-1/+1
2016-01-04Update copyright years.Jakub Jelinek1-1/+1
2015-10-27[ARM] PR target/67929 Tighten vfp3_const_double_for_bits checksKyrylo Tkachov1-1/+2
2015-08-25constraints.md: Also list Cs and US ARM-specific constraints as used.Thomas Preud'homme1-1/+1
2015-08-24[PATCH][ARM]Tighten the conditions for arm_movw, arm_movt.Renlin Li1-1/+2
2015-01-05Update copyright years.Jakub Jelinek1-1/+1
2014-07-05[ARM] PR target/49423Charles Baylis1-2/+9
2014-01-02Update copyright years in gcc/Richard Sandiford1-1/+1
2013-12-24arm-protos.h (vfp_const_double_for_bits): Declare.Renlin Li1-2/+8
2013-07-25Fix PR target/57731 PR target/57837Ramana Radhakrishnan1-6/+7
generated by cgit v1.1 at 2024-10-03 05:19:18 +0000