index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
config
/
arm
/
arm_neon.h
Age
Commit message (
Expand
)
Author
Files
Lines
2024-01-12
arm: vld1_types_x4 ACLE intrinsics
Ezra Sitorus
1
-14
/
+142
2024-01-12
arm: vld1_types_x3 ACLE intrinsics
Ezra Sitorus
1
-14
/
+142
2024-01-12
arm: vld1_types_x2 ACLE intrinsics
Ezra Sitorus
1
-14
/
+142
2024-01-12
arm: vst1q_types_x4 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2024-01-12
arm: vst1q_types_x3 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2024-01-12
arm: vst1q_types_x2 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2024-01-12
arm: vst1_types_x4 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2024-01-12
arm: vst1_types_x3 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2024-01-12
arm: vst1_types_x2 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2024-01-12
arm: vld1q_types_x4 ACLE intrinsics
Ezra Sitorus
1
-0
/
+128
2024-01-12
arm: vld1q_types_x3 ACLE intrinsics
Ezra Sitorus
1
-0
/
+128
2024-01-12
arm: vld1q_types_x2 ACLE intrinsics
Ezra Sitorus
1
-0
/
+128
2024-01-03
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2023-12-08
Revert "arm: vld1q_types_x2 ACLE intrinsics"
Richard Earnshaw
1
-128
/
+0
2023-12-08
Revert "arm: vld1q_types_x3 ACLE intrinsics"
Richard Earnshaw
1
-128
/
+0
2023-12-08
Revert "arm: vld1q_types_x4 ACLE intrinsics"
Richard Earnshaw
1
-128
/
+0
2023-12-08
Revert "arm: vst1_types_x2 ACLE intrinsics"
Richard Earnshaw
1
-114
/
+0
2023-12-08
Revert "arm: vst1_types_x3 ACLE intrinsics"
Richard Earnshaw
1
-114
/
+0
2023-12-08
Revert "arm: vst1_types_x4 ACLE intrinsics"
Richard Earnshaw
1
-114
/
+0
2023-12-08
Revert "arm: vst1q_types_x2 ACLE intrinsics"
Richard Earnshaw
1
-114
/
+0
2023-12-08
Revert "arm: vst1q_types_x3 ACLE intrinsics"
Richard Earnshaw
1
-114
/
+0
2023-12-08
Revert "arm: vst1q_types_x4 ACLE intrinsics"
Richard Earnshaw
1
-114
/
+0
2023-12-08
Revert "arm: vld1_types_x2 ACLE intrinsics"
Richard Earnshaw
1
-142
/
+14
2023-12-08
Revert "arm: vld1_types_x3 ACLE intrinsics"
Richard Earnshaw
1
-142
/
+14
2023-12-08
Revert "arm: vld1_types_x4 ACLE intrinsics"
Richard Earnshaw
1
-142
/
+14
2023-12-07
arm: vld1_types_x4 ACLE intrinsics
Ezra Sitorus
1
-14
/
+142
2023-12-07
arm: vld1_types_x3 ACLE intrinsics
Ezra Sitorus
1
-14
/
+142
2023-12-07
arm: vld1_types_x2 ACLE intrinsics
Ezra Sitorus
1
-14
/
+142
2023-12-07
arm: vst1q_types_x4 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2023-12-07
arm: vst1q_types_x3 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2023-12-07
arm: vst1q_types_x2 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2023-12-07
arm: vst1_types_x4 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2023-12-07
arm: vst1_types_x3 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2023-12-07
arm: vst1_types_x2 ACLE intrinsics
Ezra Sitorus
1
-0
/
+114
2023-12-07
arm: vld1q_types_x4 ACLE intrinsics
Ezra Sitorus
1
-0
/
+128
2023-12-07
arm: vld1q_types_x3 ACLE intrinsics
Ezra Sitorus
1
-0
/
+128
2023-12-07
arm: vld1q_types_x2 ACLE intrinsics
Ezra Sitorus
1
-0
/
+128
2023-01-02
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2022-02-07
AArch32: correct usdot-product RTL patterns.
Tamar Christina
1
-0
/
+39
2022-02-07
AArch32: correct dot-product RTL patterns.
Tamar Christina
1
-0
/
+29
2022-01-03
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2021-08-11
arm/66791: Replace builtins for vdup_n and vmov_n intrinsics.
prathamesh.kulkarni
1
-52
/
+55
2021-07-30
arm/66791: Replace builtins in vld1.
prathamesh.kulkarni
1
-3
/
+3
2021-07-12
arm/66791: Replace builtins for unsigned and fp vmul_n intrinsics.
prathamesh.kulkarni
1
-4
/
+20
2021-06-30
arm/66791: Gate comparison in vca intrinsics on __FAST_MATH__.
prathamesh.kulkarni
1
-98
/
+161
2021-06-21
arm/66791: Replace builtins in vceq_* (a, b) with a == b.
prathamesh.kulkarni
1
-14
/
+30
2021-05-14
arm/PR66791: Replace calls to vtst builtin with it's boolean logic equivalent.
prathamesh.kulkarni
1
-16
/
+16
2021-01-15
arm: Implement vceqq_p64, vceqz_p64 and vceqzq_p64 intrinsics
Christophe Lyon
1
-0
/
+31
2021-01-15
Revert "arm: Implement vceqq_p64, vceqz_p64 and vceqzq_p64 intrinsics"
Christophe Lyon
1
-31
/
+0
2021-01-15
arm: Implement vceqq_p64, vceqz_p64 and vceqzq_p64 intrinsics
Christophe Lyon
1
-0
/
+31
[next]