aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/aarch64
AgeCommit message (Expand)AuthorFilesLines
2022-10-13[AArch64] Improve bit tests [PR105773]Wilco Dijkstra3-44/+72
2022-10-06aarch64: Remove redundant zero-extends with LDARKyrylo Tkachov1-0/+17
2022-10-06aarch64: update Ampere-1 core definitionPhilipp Tomsich1-1/+1
2022-10-06aarch64: fix off-by-one in reading cpuinfoPhilipp Tomsich1-2/+2
2022-10-04aarch64: Define __ARM_FEATURE_RCPCRichard Sandiford4-6/+8
2022-09-30aarch64: Fix C++ ICEs with _Float16 and __fp16 [PR107080]Jakub Jelinek1-0/+2
2022-09-29Add an mcmodel=large multilib for aarch64-vxworksOlivier Hainque1-0/+5
2022-09-29aarch64: Remove redundant TARGET_* checksRichard Sandiford4-49/+47
2022-09-29aarch64: Tweak handling of -mgeneral-regs-onlyRichard Sandiford6-22/+56
2022-09-29aarch64: Make more use of aarch64_feature_flagsRichard Sandiford6-38/+46
2022-09-29aarch64: Tweak constness of option-related dataRichard Sandiford2-15/+14
2022-09-29aarch64: Simplify feature definitionsRichard Sandiford9-443/+356
2022-09-29aarch64: Reorder an entry in aarch64-option-extensions.defRichard Sandiford1-10/+10
2022-09-29aarch64: Fix transitive closure of featuresRichard Sandiford1-7/+9
2022-09-29aarch64: Remove AARCH64_FL_RCPC8_4 [PR107025]Richard Sandiford2-4/+3
2022-09-29aarch64: Avoid redundancy in aarch64-cores.defRichard Sandiford3-67/+67
2022-09-29aarch64: Small config.gcc cleanupsRichard Sandiford1-1/+1
2022-09-29aarch64: Add "V" to aarch64-arches.def namesRichard Sandiford4-81/+82
2022-09-29aarch64: Rename AARCH64_FL_FOR_ARCH macrosRichard Sandiford4-108/+108
2022-09-29aarch64: Rename AARCH64_FL architecture-level macrosRichard Sandiford1-36/+36
2022-09-29aarch64: Rename AARCH64_ISA architecture-level macrosRichard Sandiford2-16/+16
2022-09-26aarch64: Add -march support for Armv9.1-A, Armv9.2-A, Armv9.3-AKyrylo Tkachov2-0/+21
2022-09-23aarch64: Add Arm Neoverse V2 supportKyrylo Tkachov3-22/+23
2022-09-21aarch64: Rewrite -march=native to -mcpu if no other -mcpu or -mtune is givenKyrylo Tkachov1-18/+32
2022-09-20aarch64: Fix GTY markup for arm_sve.h [PR106491]Richard Sandiford1-4/+8
2022-09-13aarch64: Vector move fixes for +nosimdRichard Sandiford5-109/+208
2022-09-13aarch64: Disassociate ls64 from simdRichard Sandiford1-9/+9
2022-09-07aarch64: Fix +nosimd handling of FPR movesRichard Sandiford1-16/+22
2022-09-07aarch64: Prevent FPR register asms for +nofpRichard Sandiford1-0/+1
2022-09-05aarch64: Suggest an -mcpu option when user passes CPU name to -marchKyrylo Tkachov1-0/+5
2022-09-05aarch64: Remove lazy SIMD builtin initialisationRichard Sandiford4-34/+1
2022-09-05rename DBX_REGISTER_NUMBER to DEBUGGER_REGNOMartin Liska3-4/+4
2022-09-02d: Fix #error You must define PREFERRED_DEBUGGING_TYPE if DWARF is not supportedIain Buclaw4-8/+25
2022-09-02STABS: remove -gstabs and -gxcoff functionalityMartin Liska1-3/+0
2022-09-01AArch64: Fix bootstrap failure due to dump_printf_loc format attribute uses [...Tamar Christina1-1/+2
2022-08-12sve: Fix fcmuo combine patterns [PR106524]Tamar Christina1-2/+2
2022-08-12[AARCH64] Remove reference to MD_INCLUDESAndrew Pinski1-3/+0
2022-07-26aarch64: Move vreinterpret definitions into the compilerAndrew Carlotti2-3156/+234
2022-07-26aarch64: Consolidate simd type lookup functionsAndrew Carlotti1-40/+37
2022-07-26aarch64: Lower vcombine to GIMPLEAndrew Carlotti1-0/+22
2022-07-25aarch64: Implement ACLE Data IntrinsicsAndre Simoes Dias Vieira3-3/+134
2022-07-18Replace manual swapping idiom with std::swap in aarch64.ccRichard Ball1-6/+6
2022-07-15aarch64: Remove qualifier_internalAndrew Carlotti1-7/+1
2022-07-15aarch64: Add V1DI modeAndrew Carlotti6-13/+25
2022-07-15[aarch64] Use op_mode instead of vmode in aarch64_vectorize_vec_perm_const.Prathamesh Kulkarni1-2/+2
2022-07-13aarch64: Don't return invalid GIMPLE assign statementsAndrew Carlotti1-0/+10
2022-07-12Add internal functions for iround etc. [PR106253]Richard Sandiford3-88/+0
2022-07-12aarch64: Remove redundant builtins codeRichard Sandiford1-32/+0
2022-06-15aarch64: Revert bogus fix for PR105254Richard Sandiford1-8/+4
2022-06-12PR96463: Optimise svld1rq from vectors for little endian AArch64 targets.Prathamesh Kulkarni2-27/+127
generated by cgit v1.1 at 2024-09-03 06:14:03 +0000