index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
common
Age
Commit message (
Expand
)
Author
Files
Lines
2017-12-12
Enable VAES support [1/5]
Julia Koval
1
-0
/
+15
2017-12-08
[arm] Don't strip off all architecture features from -march passed to assembler
Richard Earnshaw
1
-12
/
+87
2017-12-08
[arm] Generate a -mfpu= option for passing to the assembler
Richard Earnshaw
1
-0
/
+80
2017-12-05
Enable VNNI support [1/5]
Julia Koval
1
-0
/
+17
2017-11-16
Set default to -fomit-frame-pointer
Wilco Dijkstra
35
-168
/
+0
2017-11-16
Add new options: -mext-perf, -mext-perf2, -mext-string.
Chung-Ju Wu
1
-4
/
+8
2017-11-16
Enable VBMI2 support [1/7]
Julia Koval
1
-0
/
+17
2017-11-07
Fix SSE bits dependencies.
Julia Koval
1
-6
/
+9
2017-10-21
Update x86 backend to enable Intel CET.
Igor Tsimbalist
1
-0
/
+33
2017-10-20
Add GFNI command line options and macros
Julia Koval
1
-0
/
+15
2017-10-08
arm-common.c (arm_except_unwind_info): Handle DWARF2_UNWIND_INFO.
Olivier Hainque
1
-1
/
+7
2017-09-22
[arm] auto-generate arm-isa.h from CPU descriptions
Richard Earnshaw
1
-5
/
+5
2017-09-16
Use -fsched-pressure and -fomit-frame-pointer
Chung-Ju Wu
1
-4
/
+6
2017-09-11
2017-09-11 Vidya Praveen <vidyapraveen@arm.com>
Vidya Praveen
1
-5
/
+5
2017-09-06
[arm] auto-generate arm-isa.h from CPU descriptions
Richard Earnshaw
1
-5
/
+5
2017-07-10
Better ISR prologues by supporting GASes __gcc_isr pseudo insn.
Georg-Johann Lay
1
-0
/
+1
2017-07-04
[arm] Move some generated files out of the source tree
Richard Earnshaw
1
-1
/
+1
2017-07-03
[arm] Clean up generation of BE8 format images.
Richard Earnshaw
1
-0
/
+57
2017-06-16
[arm] Rewrite t-aprofile using new selector methodology
Richard Earnshaw
1
-1
/
+3
2017-06-16
[arm] Make 'auto' the default FPU selection option.
Richard Earnshaw
1
-1
/
+1
2017-06-16
[arm] Generate a canonical form for -march
Richard Earnshaw
1
-0
/
+354
2017-06-16
[arm] Use standard option parsing code for detecting
Richard Earnshaw
1
-19
/
+47
2017-06-16
[arm] Move cpu and architecture option name parsing
Richard Earnshaw
1
-0
/
+190
2017-06-16
[arm] Rewrite -march and -mcpu options for passing to
Richard Earnshaw
1
-1
/
+44
2017-06-07
rs6000: Remove TARGET_SPE and TARGET_SPE_ABI and friends
Segher Boessenkool
1
-9
/
+0
2017-05-24
Split off powerpcspe from rs6000 port
Segher Boessenkool
1
-0
/
+333
2017-03-24
S/390: arch12: Add arch12 option.
Andreas Krebbel
1
-1
/
+4
2017-03-13
[ARC] Code size modifications.
Claudiu Zissulescu
1
-0
/
+1
2017-02-18
re PR target/79569 (Unrecognized command line option ‘-m3dnowa’)
Jakub Jelinek
1
-1
/
+13
2017-02-17
i386-common.c (OPTION_MASK_ISA_RDPID_SET): New.
Julia Koval
1
-0
/
+15
2017-02-06
RISC-V Port: gcc
Palmer Dabbelt
1
-0
/
+131
2017-01-11
i386-common.c (OPTION_MASK_ISA_SGX_UNSET): New.
Julia Koval
1
-0
/
+15
2017-01-11
[arm] Replace command-line option .def files with single definition file
Richard Earnshaw
1
-13
/
+1
2017-01-10
Enable AVX-512 VPOPCNTD/VPOPCNTQ instructions.
Andrew Senkevich
1
-0
/
+19
2017-01-09
re PR translation/79019 (translatable string typo in cif-code.def:141)
Jakub Jelinek
1
-1
/
+1
2017-01-06
Make MicroBlaze support DWARF EH (old Xilinx patch, needed for glibc build).
Edgar E. Iglesias
1
-3
/
+0
2017-01-01
Update copyright years.
Jakub Jelinek
49
-49
/
+49
2016-12-21
re PR rtl-optimization/11488 (Pre-regalloc scheduling severely worsens perfor...
Pat Haugen
1
-0
/
+2
2016-12-15
[arm] Remove remaining references to arm feature sets
Richard Earnshaw
1
-2
/
+2
2016-12-15
[arm] Rework arm-common to use new feature bits.
Richard Earnshaw
1
-4
/
+19
2016-12-15
This patch adds the new ISA data structures.
Richard Earnshaw
1
-2
/
+2
2016-12-15
We start out by separating the 'tuning flags' in a CPU or architecture...
Richard Earnshaw
1
-2
/
+2
2016-12-14
aarch64-cores.def: Add -1 as the variant to all of the cores.
Andrew Pinski
1
-1
/
+1
2016-12-12
Define arm_arch_core_flags in a single file
Thomas Preud'homme
1
-0
/
+20
2016-11-29
arc-common.c (arc_handle_option): Remove unused variables.
Jeff Law
1
-2
/
+0
2016-11-24
sparc-common.c (sparc_option_optimization_table): Enable REE at -O2 and higher.
Eric Botcazou
1
-0
/
+2
2016-11-18
[ARM] Optional -mthumb for Thumb only targets
Thomas Preud'homme
1
-0
/
+23
2016-11-17
Enable AVX512_4FMAPS and AVX512_4VNNIW instructions
Kirill Yukhin
1
-0
/
+40
2016-11-15
[ARC] New option handling, refurbish multilib support.
Claudiu Zissulescu
1
-52
/
+17
2016-10-13
Move MEMMODEL_* from coretypes.h to memmodel.h
Thomas Preud'homme
7
-0
/
+7
[next]