index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/existing-fp8
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gfortran-test
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-15
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-15
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
common
/
config
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
4 hours
RISC-V: Support -march=unset
Kito Cheng
1
-0
/
+5
8 days
RISC-V: Remove use of structured binding to fix compiler warning
Christoph Müllner
1
-1
/
+2
2025-06-25
RISC-V: Add Profiles RVA/B23S64 support.
Jiawei
1
-1
/
+17
2025-06-16
RISC-V: Update Profiles string in RV23.
Jiawei
1
-3
/
+3
2025-06-05
RISC-V: Don't use structured binding in riscv-common.cc
Kito Cheng
1
-9
/
+18
2025-05-23
RISC-V: Support CPUs in -march.
Robin Dapp
1
-7
/
+12
2025-05-19
RISC-V: Fix the warning of temporary object dangling references.
Dongyan Chen
1
-2
/
+2
2025-05-14
RISC-V: Fix uninit riscv_subset_list::m_allow_adding_dup issue
Kito Cheng
1
-1
/
+1
2025-05-13
RISC-V: Drop riscv_ext_flag_table in favor of riscv_ext_info_t data
Kito Cheng
1
-194
/
+27
2025-05-13
RISC-V: Drop riscv_ext_version_table in favor of riscv_ext_info_t data
Kito Cheng
1
-250
/
+22
2025-05-13
RISC-V: Drop riscv_implied_info and riscv_combine_info in favor of riscv_ext_...
Kito Cheng
1
-285
/
+66
2025-05-13
RISC-V: Introduce riscv_ext_info_t to hold extension metadata
Kito Cheng
1
-14
/
+177
2025-05-13
RISC-V: Adjust riscv_can_inline_p
Kito Cheng
1
-17
/
+0
2025-05-13
RISC-V: Use riscv-ext.def to generate target options and variables
Kito Cheng
1
-51
/
+51
2025-05-12
RISC-V: Minimal support for ssnpm, smnpm and smmpm extensions.
Dongyan Chen
1
-0
/
+36
2025-05-12
RISC-V: Support for zilsd and zclsd extensions.
Dongyan Chen
1
-0
/
+16
2025-05-11
RISC-V: Support RISC-V Profiles 23.
Jiawei
1
-0
/
+16
2025-05-11
RISC-V: Support RISC-V Profiles 20/22.
Jiawei
1
-3
/
+82
2025-05-07
[PATCH] RISC-V: Minimal support for zama16b extension.
Dongyan Chen
1
-0
/
+2
2025-05-06
[PATCH] RISC-V: Minimal support for sdtrig and ssstrict extensions.
Dongyan Chen
1
-0
/
+3
2025-05-06
[PATCH] RISC-V: Recognized svadu and svade extension
Mingzhu Yan
1
-3
/
+7
2025-04-30
RISC-V: Fix missing implied Zicsr from Zve32x
Jerry Zhang Jian
1
-0
/
+1
2025-04-24
[PATCH] RISC-V: Imply C from Zca whenever possible [PR119122]
Yuriy Kolerov
1
-0
/
+31
2025-03-01
[PR target/118906] [PATCH v2] RISC-V: Fix a typo in zce to zcf implication
Yuriy Kolerov
1
-1
/
+1
2025-01-17
RISC-V: Add Zicfilp ISA extension.
Monk Chiang
1
-0
/
+3
2025-01-17
RISC-V: Add Zicfiss ISA extension.
Monk Chiang
1
-0
/
+7
2025-01-02
Update copyright years.
Jakub Jelinek
2
-2
/
+2
2024-12-20
RISC-V: List valid -mtune options only once
Christoph Müllner
1
-1
/
+13
2024-12-17
RISC-V: Remove svvptc from riscv-ext-bitmask.def
Yangyu Chen
1
-1
/
+0
2024-11-25
RISC-V: Minimal support for svvptc extension.
Dongyan Chen
2
-0
/
+3
2024-11-20
RISC-V: Add the mini support for SiFive extensions.
yulong
1
-0
/
+6
2024-11-13
RISC-V: Implement riscv_minimal_hwprobe_feature_bits
Yangyu Chen
2
-0
/
+177
2024-10-29
[RISC-V] RISC-V: Add implication for M extension.
Tsung Chun Lin
1
-0
/
+2
2024-10-09
Revert "RISC-V: Add implication for M extension."
Jeff Law
1
-2
/
+0
2024-10-08
RISC-V: Add implication for M extension.
Tsung Chun Lin
1
-0
/
+2
2024-10-08
RISC-V: Implement TARGET_CAN_INLINE_P
Yangyu Chen
1
-165
/
+207
2024-10-08
RISC-V: Add an implicit dependency for Zawrs
Xiao Zeng
1
-0
/
+1
2024-09-06
RISC-V: Fix out of index in riscv_select_multilib_by_abi
YunQiang Su
1
-1
/
+1
2024-09-05
RISC-V: Lookup reversely in riscv_select_multilib_by_abi
YunQiang Su
1
-1
/
+1
2024-08-08
RISC-V: Minimal support for Zimop extension.
Jiawei
1
-0
/
+8
2024-07-30
RISC-V: Add configure check for B extention support
Edwin Lu
1
-0
/
+8
2024-07-30
RISC-V: Add basic support for the Zacas extension
Gianluca Guida
1
-0
/
+3
2024-07-30
RISC-V: Remove configure check for zabha
Patrick O'Neill
1
-9
/
+3
2024-07-15
RISC-V: Allow adding enabled extension via target arch attributes
Christoph Müllner
1
-6
/
+11
2024-07-15
RISC-V: Rewrite target attribute handling
Christoph Müllner
1
-109
/
+4
2024-07-12
RISC-V: Add SiFive extensions, xsfvcp and xsfcease
Kito Cheng
1
-0
/
+8
2024-07-11
RISC-V: c implies zca, and conditionally zcf & zcd
Fei Gao
1
-0
/
+12
2024-07-10
RISC-V: Add support for B standard extension
Edwin Lu
1
-0
/
+7
2024-07-09
RISC-V: Deduplicate arch subset list processing
Christoph Müllner
1
-26
/
+6
2024-07-08
[RISC-V] add implied extension repeatly until stable
Fei Gao
1
-3
/
+11
[next]