aboutsummaryrefslogtreecommitdiff
path: root/gcc/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2018-05-25Add IFN_COND_{MUL,DIV,MOD,RDIV}Richard Sandiford1-0/+23
2018-05-25[AArch64] Add SVE support for integer divisionRichard Sandiford1-0/+8
2018-05-25Prefer open-coding vector integer divisionRichard Sandiford1-0/+6
2018-05-25Fold VEC_COND_EXPRs to IFN_COND_* where possibleRichard Sandiford1-0/+33
2018-05-25tree-vectorizer.h (STMT_VINFO_GROUP_*, GROUP_*): Remove.Richard Biener1-0/+12
2018-05-25Support SHF_EXCLUDE on non-x86 and with Solaris asRainer Orth1-0/+16
2018-05-25Add an "else" argument to IFN_COND_* functionsRichard Sandiford1-0/+28
2018-05-25Try harder to preserve operand ties in maybe_legitimize_operandsRichard Sandiford1-0/+6
2018-05-24sse.md (cvtusi2<ssescalarmodesuffix>64<round_name>): Add {q} suffix to insn m...Uros Bizjak1-0/+5
2018-05-24msp430.c (TARGET_WARN_FUNC_RETURN): Define.Jozef Lawrynowicz1-0/+5
2018-05-24fold-const.c (tree_nonzero_bits): New function.Roger Sayle1-0/+7
2018-05-24Check ifunc_resolver only on FUNCTION_DECLH.J. Lu1-0/+7
2018-05-24re PR target/85903 (FAIL: gcc.target/i386/avx512dq-vcvtuqq2pd-2.c)Uros Bizjak1-0/+6
2018-05-24[AArch64, Falkor] Falkor address costs tuningLuis Machado1-0/+6
2018-05-24Use canonicalize_math_after_vectorization_p for FMA foldsRichard Sandiford1-0/+4
2018-05-24PR target/83009: Relax strict address checking for store pair lanesAndre Vieira1-0/+6
2018-05-24Add a class to represent a gimple match resultRichard Sandiford1-0/+66
2018-05-23Fix bootstrap breakage on i686Luis Machado1-0/+5
2018-05-23re PR target/78849 (ICE on initialization of global struct containing __int20...Jeff Law1-1/+7
2018-05-23testsuite: Introduce be/le selectorsSegher Boessenkool1-0/+4
2018-05-23[Patch 02/02] Introduce prefetch-dynamic-strides optionLuis Machado1-0/+20
2018-05-23[Patch 01/02] Introduce prefetch-minimum stride optionLuis Machado1-0/+20
2018-05-23[arm] Remove mode26 feature bitKyrylo Tkachov1-0/+7
2018-05-23i386.md (*floatuns<SWI48:mode><MODEF:mode>2_avx512): New insn pattern.Uros Bizjak1-0/+18
2018-05-23df-scan: remove ad-hoc handling of global regs in asmsAlexander Monakov1-0/+6
2018-05-23extend.texi: update Global Register Variables sectionAlexander Monakov1-0/+7
2018-05-23tree-ssa-sccvn.c (vn_reference_lookup_3): Remove restriction of fixed offset ...Richard Biener1-0/+5
2018-05-23gimple-ssa-strength-reduction.c (struct slsr_cand_d): Add first_interp field.Bill Schmidt1-0/+16
2018-05-23[AArch64] Simplify frame pointer logicWilco Dijkstra1-0/+7
2018-05-23[AArch64][PR target/84882] Add mno-strict-alignSudakshina Das1-0/+14
2018-05-23Fix SLP def type when computing masks (PR85853)Richard Sandiford1-0/+9
2018-05-23re PR middle-end/85874 (gcc points to wrong location when displaying warning ...Richard Biener1-0/+6
2018-05-23re PR tree-optimization/85822 (Maybe wrong code in VRP since r249150)Yury Gribov1-0/+6
2018-05-23tree-ssa-sccvn.c (vn_reference_lookup_3): Handle arbitrary memset constants v...Richard Biener1-0/+5
2018-05-22PR middle-end/85359 - duplicate -Wstringop-overflow for a strcmp call with a ...Martin Sebor1-0/+8
2018-05-22Don't mark IFUNC resolver as only called directlyH.J. Lu1-0/+22
2018-05-22[AArch64] Recognize a missed usage of a sbfiz instructionLuis Machado1-0/+4
2018-05-22Fix typo in a comment.Martin Sebor1-0/+4
2018-05-22PR c/85623 - strncmp() warns about attribute 'nonstring' incorrectly in -Wstr...Martin Sebor1-0/+7
2018-05-22[AArch64, patch] Refactor of aarch64-ldpstpJackson Woodruff1-0/+13
2018-05-22[AArch64] Merge stores of D-register values with different modesJackson Woodruff1-0/+29
2018-05-22PR tree-optimization/85826 - ICE in gimple-ssa-warn-restruct onMartin Sebor1-0/+6
2018-05-22Handle a null lhs in expand_direct_optab_fn (PR85862)Richard Sandiford1-0/+5
2018-05-22re PR tree-optimization/85834 (ice in set_ssa_val_to, at tree-ssa-sccvn.c:3396)Richard Biener1-0/+6
2018-05-22Do not ICE for incomplete types in ICF (PR ipa/85607).Martin Liska1-0/+5
2018-05-22re PR tree-optimization/85863 (ICE in compiling spec2006 fortran test case so...Richard Biener1-0/+8
2018-05-21re PR target/85657 (Make __ibm128 a separate type, even if long double uses t...Michael Meissner1-2/+2
2018-05-21re PR target/85657 (Make __ibm128 a separate type, even if long double uses t...Michael Meissner1-0/+21
2018-05-21Fix tree-ssa-strlen handling of partial clobbers (PR85814)Richard Sandiford1-0/+7
2018-05-21re PR target/84923 (gcc.dg/attr-weakref-1.c failed on aarch64)Vladimir Mezentsev1-0/+5
generated by cgit v1.1 at 2024-11-06 23:40:18 +0000