aboutsummaryrefslogtreecommitdiff
path: root/libgo
diff options
context:
space:
mode:
authorTamar Christina <tamar.christina@arm.com>2024-12-13 11:20:18 +0000
committerTamar Christina <tamar.christina@arm.com>2024-12-13 11:20:18 +0000
commit6a5a1b8175e07ff578204476cd11115d8a071cbc (patch)
tree0663252b94bb501b34a80ce4bd8ed637d63202b0 /libgo
parent4a9427f75b9f5dfbd9edd0ec8e0a07f868754b65 (diff)
downloadgcc-6a5a1b8175e07ff578204476cd11115d8a071cbc.zip
gcc-6a5a1b8175e07ff578204476cd11115d8a071cbc.tar.gz
gcc-6a5a1b8175e07ff578204476cd11115d8a071cbc.tar.bz2
AArch64: Set L1 data cache size according to size on CPUs
This sets the L1 data cache size for some cores based on their size in their Technical Reference Manuals. Today the port minimum is 256 bytes as explained in commit g:9a99559a478111f7fbeec29bd78344df7651c707, however like Neoverse V2 most cores actually define the L1 cache size as 64-bytes. The generic Armv9-A model was already changed in g:f000cb8cbc58b23a91c84d47d69481904981a1d9 and this change follows suite for a few other cores based on their TRMs. This results in less memory pressure when running on large core count machines. gcc/ChangeLog: * config/aarch64/tuning_models/cortexx925.h: Set L1 cache size to 64b. * config/aarch64/tuning_models/neoverse512tvb.h: Likewise. * config/aarch64/tuning_models/neoversen1.h: Likewise. * config/aarch64/tuning_models/neoversen2.h: Likewise. * config/aarch64/tuning_models/neoversen3.h: Likewise. * config/aarch64/tuning_models/neoversev1.h: Likewise. * config/aarch64/tuning_models/neoversev2.h: Likewise. (neoversev2_prefetch_tune): Removed. * config/aarch64/tuning_models/neoversev3.h: Likewise. * config/aarch64/tuning_models/neoversev3ae.h: Likewise.
Diffstat (limited to 'libgo')
0 files changed, 0 insertions, 0 deletions