diff options
| author | David Edelsohn <edelsohn@gnu.org> | 2004-02-09 19:58:18 +0000 |
|---|---|---|
| committer | David Edelsohn <dje@gcc.gnu.org> | 2004-02-09 14:58:18 -0500 |
| commit | d886a0416470d04610d04f4af3b401532ea9cd4f (patch) | |
| tree | bcc8ff716a1814b6340ecc5d1221bd8355688816 /gcc/config | |
| parent | 756f76d0d2ad3b7d99e335d40bf17749550da45d (diff) | |
| download | gcc-d886a0416470d04610d04f4af3b401532ea9cd4f.zip gcc-d886a0416470d04610d04f4af3b401532ea9cd4f.tar.gz gcc-d886a0416470d04610d04f4af3b401532ea9cd4f.tar.bz2 | |
rs6000.c (rs6000_emit_move): Remove splitting slow unaligned loads and stores.
* config/rs6000/rs6000.c (rs6000_emit_move): Remove splitting slow
unaligned loads and stores.
From-SVN: r77549
Diffstat (limited to 'gcc/config')
| -rw-r--r-- | gcc/config/rs6000/rs6000.c | 40 |
1 files changed, 0 insertions, 40 deletions
diff --git a/gcc/config/rs6000/rs6000.c b/gcc/config/rs6000/rs6000.c index 2c36d9e..f0bdd74 100644 --- a/gcc/config/rs6000/rs6000.c +++ b/gcc/config/rs6000/rs6000.c @@ -3422,46 +3422,6 @@ rs6000_emit_move (rtx dest, rtx source, enum machine_mode mode) adjust_address (operands[1], SImode, 4)); return; } - else if (mode == DImode && TARGET_POWERPC64 - && GET_CODE (operands[0]) == REG - && GET_CODE (operands[1]) == MEM && optimize > 0 - && SLOW_UNALIGNED_ACCESS (DImode, - MEM_ALIGN (operands[1]) > 32 - ? 32 - : MEM_ALIGN (operands[1])) - && !no_new_pseudos) - { - rtx reg = gen_reg_rtx (SImode); - emit_insn (gen_rtx_SET (SImode, reg, - adjust_address (operands[1], SImode, 0))); - reg = simplify_gen_subreg (DImode, reg, SImode, 0); - emit_insn (gen_insvdi (operands[0], GEN_INT (32), const0_rtx, reg)); - reg = gen_reg_rtx (SImode); - emit_insn (gen_rtx_SET (SImode, reg, - adjust_address (operands[1], SImode, 4))); - reg = simplify_gen_subreg (DImode, reg, SImode, 0); - emit_insn (gen_insvdi (operands[0], GEN_INT (32), GEN_INT (32), reg)); - return; - } - else if (mode == DImode && TARGET_POWERPC64 - && GET_CODE (operands[1]) == REG - && GET_CODE (operands[0]) == MEM && optimize > 0 - && SLOW_UNALIGNED_ACCESS (DImode, - MEM_ALIGN (operands[0]) > 32 - ? 32 - : MEM_ALIGN (operands[0])) - && !no_new_pseudos) - { - rtx reg = gen_reg_rtx (DImode); - emit_move_insn (reg, - gen_rtx_LSHIFTRT (DImode, operands[1], GEN_INT (32))); - emit_move_insn (adjust_address (operands[0], SImode, 0), - simplify_gen_subreg (SImode, reg, DImode, 0)); - emit_move_insn (reg, operands[1]); - emit_move_insn (adjust_address (operands[0], SImode, 4), - simplify_gen_subreg (SImode, reg, DImode, 0)); - return; - } if (!no_new_pseudos) { |