diff options
author | Chenghui Pan <panchenghui@loongson.cn> | 2024-03-14 09:26:54 +0800 |
---|---|---|
committer | Lulu Cheng <chenglulu@loongson.cn> | 2024-03-15 09:08:53 +0800 |
commit | d7d05824ae68da24908d97a10b9ec59d08f75a90 (patch) | |
tree | 4f2158e22039211e0e64801054ad4afd819931a4 /gcc/config/loongarch | |
parent | c1f6690b821f06616d442d732b24473d91eca66a (diff) | |
download | gcc-d7d05824ae68da24908d97a10b9ec59d08f75a90.zip gcc-d7d05824ae68da24908d97a10b9ec59d08f75a90.tar.gz gcc-d7d05824ae68da24908d97a10b9ec59d08f75a90.tar.bz2 |
LoongArch: Remove masking process for operand 3 of xvpermi.q.
The behavior of non-zero unused bits in xvpermi.q instruction's
third operand is undefined on LoongArch, according to our
discussion (https://github.com/llvm/llvm-project/pull/83540),
we think that keeping original insn operand as unmodified
state is better solution.
This patch partially reverts 7b158e036a95b1ab40793dd53bed7dbd770ffdaf.
gcc/ChangeLog:
* config/loongarch/lasx.md (lasx_xvpermi_q_<LASX:mode>):
Remove masking of operand 3.
gcc/testsuite/ChangeLog:
* gcc.target/loongarch/vector/lasx/lasx-xvpermi_q.c:
Reposition operand 3's value into instruction's defined accept range.
Diffstat (limited to 'gcc/config/loongarch')
-rw-r--r-- | gcc/config/loongarch/lasx.md | 5 |
1 files changed, 0 insertions, 5 deletions
diff --git a/gcc/config/loongarch/lasx.md b/gcc/config/loongarch/lasx.md index ac84db7..3f25c0c 100644 --- a/gcc/config/loongarch/lasx.md +++ b/gcc/config/loongarch/lasx.md @@ -640,8 +640,6 @@ (set_attr "mode" "<MODE>")]) ;; xvpermi.q -;; Unused bits in operands[3] need be set to 0 to avoid -;; causing undefined behavior on LA464. (define_insn "lasx_xvpermi_q_<LASX:mode>" [(set (match_operand:LASX 0 "register_operand" "=f") (unspec:LASX @@ -651,9 +649,6 @@ UNSPEC_LASX_XVPERMI_Q))] "ISA_HAS_LASX" { - int mask = 0x33; - mask &= INTVAL (operands[3]); - operands[3] = GEN_INT (mask); return "xvpermi.q\t%u0,%u2,%3"; } [(set_attr "type" "simd_splat") |