aboutsummaryrefslogtreecommitdiff
path: root/gcc/common
diff options
context:
space:
mode:
authorCui,Lili <lili.cui@intel.com>2022-01-04 09:44:37 +0800
committerliuhongt <hongtao.liu@intel.com>2022-01-04 16:30:41 +0800
commit4bd5297f665fd3ba5691297c016809f3501e7fba (patch)
tree666e50b69961af3da8086c5d76d2e5cad67e9e1d /gcc/common
parent62c8b21d48ab6012ddc50529a39071d902dba31a (diff)
downloadgcc-4bd5297f665fd3ba5691297c016809f3501e7fba.zip
gcc-4bd5297f665fd3ba5691297c016809f3501e7fba.tar.gz
gcc-4bd5297f665fd3ba5691297c016809f3501e7fba.tar.bz2
x86: Update model value for Alderlake and Rocketlake
gcc/ChangeLog * common/config/i386/cpuinfo.h (get_intel_cpu): Add new model values to Alderlake and Rocketlake.
Diffstat (limited to 'gcc/common')
-rw-r--r--gcc/common/config/i386/cpuinfo.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/gcc/common/config/i386/cpuinfo.h b/gcc/common/config/i386/cpuinfo.h
index 2d8ea20..61b1a0f 100644
--- a/gcc/common/config/i386/cpuinfo.h
+++ b/gcc/common/config/i386/cpuinfo.h
@@ -415,6 +415,7 @@ get_intel_cpu (struct __processor_model *cpu_model,
cpu_model->__cpu_subtype = INTEL_COREI7_SKYLAKE;
break;
case 0xa7:
+ case 0xa8:
/* Rocket Lake. */
cpu = "rocketlake";
CHECK___builtin_cpu_is ("corei7");
@@ -487,6 +488,7 @@ get_intel_cpu (struct __processor_model *cpu_model,
break;
case 0x97:
case 0x9a:
+ case 0xbf:
/* Alder Lake. */
cpu = "alderlake";
CHECK___builtin_cpu_is ("corei7");