aboutsummaryrefslogtreecommitdiff
path: root/sim/bfin/dv-bfin_uart2.c
AgeCommit message (Expand)AuthorFilesLines
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker1-1/+1
2021-10-31sim: bfin: cast pointers using uintptr_tMike Frysinger1-2/+2
2021-05-16sim: switch config.h usage to defs.hMike Frysinger1-1/+2
2021-01-01Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2020-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2019-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2018-01-02Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2017-01-01update copyright year range in GDB filesJoel Brobecker1-1/+1
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker1-1/+1
2015-12-26sim: bfin: push down mmr address/size checksMike Frysinger1-6/+10
2015-01-01Update year range in copyright notice of all files owned by the GDB project.Joel Brobecker1-1/+1
2014-01-01Update Copyright year range in all files maintained by GDB.Joel Brobecker1-1/+1
2013-01-01Update years in copyright notice for the GDB files.Joel Brobecker1-1/+1
2012-01-04Copyright year update in most files of the GDB Project.Joel Brobecker1-1/+1
2011-05-14sim: bfin: implement loop back support in the UARTsMike Frysinger1-2/+2
2011-05-09sim: bfin: fix UART LSR read-only bit saturationMike Frysinger1-0/+1
2011-03-24sim: bfin: fix inverted W1C logicMike Frysinger1-2/+2
2011-03-15sim: bfin: fix brace styleMike Frysinger1-1/+2
2011-03-15sim: bfin: fix brace styleMike Frysinger1-2/+4
2011-03-06sim: bfin: new portMike Frysinger1-0/+258