aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2024-07-08aarch64: Add support for sve2p1 tblq instruction.Srinath Parvathaneni2-175/+187
2024-07-08aarch64: Add support for sve2p1 orqv instruction.Srinath Parvathaneni2-152/+164
2024-07-05aarch64: add Debug Feature Register 2 (ID_AA64DFR2_EL1)Matthieu Longo1-0/+1
2024-07-05aarch64: add STEP2 feature and its associated registersMatthieu Longo1-0/+1
2024-07-05aarch64: add SPMU2 feature and its associated registersMatthieu Longo1-0/+1
2024-07-05aarch64: add E3DSE feature and its associated registersMatthieu Longo1-0/+2
2024-07-05RISC-V: avoid use of match_opcode() in riscv_insn_types[]Jan Beulich1-102/+102
2024-07-05x86: Correct position of ".s" for CCMPcc in disassemblerCui, Lili2-2/+12
2024-07-04Support APX CFCMOVCui, Lili6-2237/+3269
2024-06-28x86/APX: apply NDD-to-legacy transformation to further CMOVcc formsJan Beulich2-31/+34
2024-06-28x86/APX: extend TEST-by-imm7 optimization to CTESTccJan Beulich2-31/+31
2024-06-28x86/APX: optimize {nf}-form IMUL-by-power-of-2 to SHLJan Beulich2-12/+12
2024-06-28x86/APX: optimize certain {nf}-form insns to LEAJan Beulich2-7/+7
2024-06-28x86/APX: optimize {nf}-form rotate-by-width-less-1Jan Beulich2-15/+15
2024-06-28x86/APX: optimize {nf} forms of ADD/SUB with specific immediatesJan Beulich2-20/+20
2024-06-28RISC-V: Add Zabha extension CAS instructions.Jiawei1-0/+8
2024-06-26aarch64: FP8 scale and convert - Implement minor improvementsVictor Do Nascimento1-12/+12
2024-06-25aarch64: Treat operand Rt_IN_SYS_ALIASES as register number (PR 31919)Jens Remus1-1/+1
2024-06-25aarch64: Fix FEAT_B16B16 sve2 instruction constraints.Srinath Parvathaneni2-33/+33
2024-06-25arch64: Fix the wrong constraint used for sve2p1 instructions.Srinath Parvathaneni1-13/+12
2024-06-25aarch64: Fix sve2p1 ld[1-4]/st[1-4]q instruction operands.Srinath Parvathaneni5-209/+206
2024-06-25aarch64: Fix sve2p1 extq instruction operands.Srinath Parvathaneni5-28/+24
2024-06-25aarch64: Fix sve2p1 dupq instruction operands.Srinath Parvathaneni8-61/+13
2024-06-24aarch64: Add SME FP8 multiplication instructionsAndrew Carlotti6-834/+1345
2024-06-24aarch64: Add FP8 Neon and SVE multiplication instructionsAndrew Carlotti8-366/+877
2024-06-24gas, aarch64: Add SME2 lutv2 extensionsaurabh.jha@arm.com8-100/+208
2024-06-21x86: optimize {,V}PEXTR{D,Q} with immediate of 0Jan Beulich2-16/+16
2024-06-21x86: optimize left-shift-by-1Jan Beulich2-52/+52
2024-06-21x86/APX: fix disassembly of byte register operandsJan Beulich1-0/+1
2024-06-20Revert "Remove LIBINTL_DEP"Alan Modra3-2/+9
2024-06-20Remove LIBINTL_DEPAlan Modra3-9/+2
2024-06-19x86: Remove the secondary encoding for ctest.Cui, Lili2-570/+289
2024-06-18RISC-V: Add SiFive cease extension v1.0Hau Hsu1-0/+3
2024-06-18RISC-V: Support Zacas extension.Gianluca Guida1-0/+26
2024-06-18x86: Fix typo in i386-dis-evex-mod.hCui, Lili1-2/+2
2024-06-18Remove %ME and used %NE for movbe.Cui, Lili3-10/+14
2024-06-18Support APX CCMP and CTESTCui, Lili7-2233/+4165
2024-06-14aarch64: add SPMU system registers missed in f01ae0392edMatthieu Longo1-0/+79
2024-06-12aarch64: add Branch Record Buffer extension instructionsClaudio Bantaloukas6-2448/+2496
2024-06-11MIPS/opcodes: Add MIPS Allegrex DBREAK instructionDavid Guillen Fandos1-1/+1
2024-06-11MIPS/opcodes: Exclude trap instructions for MIPS AllegrexDavid Guillen Fandos1-30/+30
2024-06-10Revert "MIPS/Allegrex: Exclude trap instructions"Maciej W. Rozycki1-30/+30
2024-06-10Revert "MIPS/Allegrex: Enable dbreak instruction"Maciej W. Rozycki1-1/+1
2024-06-10MIPS/Allegrex: Enable dbreak instructionDavid Guillen Fandos1-1/+1
2024-06-10MIPS/Allegrex: Exclude trap instructionsDavid Guillen Fandos1-30/+30
2024-06-10x86/APX: convert ZU to operand constraintJan Beulich4-4223/+4223
2024-06-10x86: disassembler macro for condition codeJan Beulich3-281/+71
2024-06-10x86/APX: support extended SETcc formJan Beulich2-312/+555
2024-06-10x86/APX: add missing CPU requirement to imm+rm forms of <alu2> insnsJan Beulich2-15/+15
2024-06-10autoupdate: regen after replacing obsolete macrosMatthieu Longo1-4/+2
generated by cgit v1.1 at 2024-11-16 02:18:56 +0000