aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKito Cheng <kito.cheng@sifive.com>2023-12-11 11:00:10 +0800
committerGitHub <noreply@github.com>2023-12-11 11:00:10 +0800
commit50d501ad9a908d0286407f647e7fe25951d33c64 (patch)
tree0cd791bf2a61ffce7d2b9ae468ef51389dd77a53
parentffe927a567425b5048d9fb03daa7af6d8fd2c8a0 (diff)
parent72a1fc005c08605c94061d01022b5454ea6e3062 (diff)
downloadriscv-gnu-toolchain-50d501ad9a908d0286407f647e7fe25951d33c64.zip
riscv-gnu-toolchain-50d501ad9a908d0286407f647e7fe25951d33c64.tar.gz
riscv-gnu-toolchain-50d501ad9a908d0286407f647e7fe25951d33c64.tar.bz2
Merge pull request #1387 from yanzhang-dev/yanzhang/bug-fix
Add misaligned memory access for spike.
-rwxr-xr-xscripts/wrapper/spike/riscv64-unknown-linux-gnu-run3
1 files changed, 2 insertions, 1 deletions
diff --git a/scripts/wrapper/spike/riscv64-unknown-linux-gnu-run b/scripts/wrapper/spike/riscv64-unknown-linux-gnu-run
index fb569f1..29f9bf3 100755
--- a/scripts/wrapper/spike/riscv64-unknown-linux-gnu-run
+++ b/scripts/wrapper/spike/riscv64-unknown-linux-gnu-run
@@ -6,7 +6,8 @@ varch="$(march-to-cpu-opt --elf-file-path $1 --print-spike-varch)"
isa_option="--isa=${isa}"
varch_option=""
+memory_option="--misaligned"
[[ ! -z ${varch} ]] && varch_option="--varch=${varch}"
-spike ${isa_option} ${varch_option} ${PK_PATH}/pk${xlen} "$@"
+spike ${memory_option} ${isa_option} ${varch_option} ${PK_PATH}/pk${xlen} "$@"