index
:
rocket-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
isa
/
rv64mi
/
illegal.S
Age
Commit message (
Expand
)
Author
Files
Lines
2024-08-14
Fit riscv-tests to newest riscv spec: renaming sptbr,sbadaddr,mbadaddr (#578)
HUJIYONG
1
-6
/
+6
2021-05-10
Fixes for illegal.S to support Bare-SMode and sbreak.S & scall.S to support C...
SLAMET RIANTO
1
-0
/
+38
2021-01-08
Don't rely on the implementation-specific WFI time limit (#318)
Paul Donahue
1
-18
/
+0
2018-12-18
Avoid using t3 and t4 for supporting RV32E (#173)
zhonghochen
1
-5
/
+6
2017-11-20
Check mtval in rv64mi-p-illegal (#104)
Andrew Waterman
1
-0
/
+11
2017-10-30
Declare trap handlers as global symbols. (#87)
Richard Xia
1
-0
/
+1
2017-04-14
Fix illegal-instruction test when S-mode is not implemented
Andrew Waterman
1
-10
/
+14
2017-04-07
Retrofit rv64mi-p-illegal to test vectored interrupts
Andrew Waterman
1
-7
/
+41
2017-03-13
Test mstatus.TW, mstatus.TVM, and mstatus.TSR features
Andrew Waterman
1
-1
/
+105
2016-04-30
ERET -> xRET; new memory map
Andrew Waterman
1
-1
/
+1
2016-03-03
Some S-mode tests really only belong in M-mode
Andrew Waterman
1
-4
/
+36
2015-03-25
split out S-mode tests and M-mode tests
Yunsup Lee
1
-0
/
+8