index
:
rocket-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
benchmarks
Age
Commit message (
Expand
)
Author
Files
Lines
2014-05-05
unrolled clogMem and made minor tweak to sdisorder
rekall
Drew Zagieboylo
2
-7
/
+9
2014-05-04
Merge branch 'rekall' of github.com:ucb-bar/riscv-tests into rekall
Drew Zagieboylo
1
-2
/
+2
2014-05-04
added funroll-loops to gcc compiler
Drew Zagieboylo
2
-4
/
+4
2014-05-02
Change stream_d.c define to make script work
Isaac Wu
1
-2
/
+2
2014-05-01
put clog mem into util.h and updated stream benchmark
Drew Zagieboylo
3
-15
/
+25
2014-05-01
Merge branch 'rekall' of github.com:ucb-bar/riscv-tests into rekall
Drew Zagieboylo
16
-0
/
+9057
2014-05-01
increased stack size and added multi-core interference
Drew Zagieboylo
2
-21
/
+41
2014-04-30
Merge branch 'rekall' of github.com:ucb-bar/riscv-tests into rekall
Isaac Wu
1
-5
/
+7
2014-04-30
Added stream benchmark to tests
Isaac Wu
16
-0
/
+9057
2014-04-28
forced compiler to compile Chase method
Drew Zagieboylo
1
-5
/
+7
2014-04-19
Added sdisorder to riscv-tests
Isaac Wu
3
-0
/
+108
2014-04-14
commit high-performance mm (scalar and vector versions)
Yunsup Lee
18
-325
/
+847
2014-04-07
Add radix sort benchmark
Andrew Waterman
6
-2
/
+374
2014-04-03
setStats in benchmarks now should set and unset the stats register. Also, rem...
Stephen Twigg
2
-5
/
+14
2014-03-25
Make qsort input size more reasonable
Andrew Waterman
1
-1539
/
+105
2014-03-25
Make qsort benchmark more meaningful
Andrew Waterman
4
-96
/
+1722
2014-02-22
Sort fixes: support for repeated trials.
Eric Love
3
-35
/
+65
2014-02-20
Merge commit '0661b47765081c710af3df66ec698aa58ff14d5d'
Eric Love
6
-0
/
+2501
2014-02-20
Added TAV sort benchmarks
Eric Love
6
-0
/
+2501
2014-02-11
Run benchmarks in user mode
Andrew Waterman
3
-49
/
+186
2014-02-06
Clean up benchmarks; support uarch-specific counters
Andrew Waterman
30
-1021
/
+347
2014-02-04
Add Stephen's vector FFT code
Quan Nguyen
17
-1
/
+1164
2014-01-31
Minor Makefile improvements
Henry Cook
1
-1
/
+1
2013-11-25
Update benchmarks to new privileged ISA
Andrew Waterman
8
-159
/
+33
2013-10-10
Benchmarks now run in user-mode.
Christopher Celio
10
-114
/
+104
2013-08-25
Don't build vector benchmarks for now
Andrew Waterman
1
-3
/
+3
2013-08-23
Reflect changes to ISA
Andrew Waterman
16
-820
/
+169
2013-07-24
feature: add autoconf
Sebastien Mirolo
2
-7
/
+1
2013-05-13
change riscv-isa-run to spike
Yunsup Lee
1
-1
/
+1
2013-04-29
add benchmarks gitignore
Yunsup Lee
1
-0
/
+6
2013-04-29
benchmarks initial commit
Yunsup Lee
71
-0
/
+33853