diff options
| author | Yujia Qiao <code@rapiz.me> | 2023-02-14 07:52:47 +0800 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2023-02-13 15:52:47 -0800 |
| commit | a541a2a65dbe1ec3bcdb24d15e92529d787bd160 (patch) | |
| tree | 6249d1c4b33687245589505bca4da21e794e3ce4 /isa | |
| parent | 24dabfa36e7678a1b665c376d041e64bdc92feb5 (diff) | |
| download | riscv-tests-a541a2a65dbe1ec3bcdb24d15e92529d787bd160.zip riscv-tests-a541a2a65dbe1ec3bcdb24d15e92529d787bd160.tar.gz riscv-tests-a541a2a65dbe1ec3bcdb24d15e92529d787bd160.tar.bz2 | |
Fix ma_fetch test for norvc (#454)
The trap handler for norvc systems has an incorrect jump offset
Signed-off-by: Yujia Qiao <code@rapiz.me>
Diffstat (limited to 'isa')
| -rw-r--r-- | isa/rv64si/ma_fetch.S | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/isa/rv64si/ma_fetch.S b/isa/rv64si/ma_fetch.S index 255ad48..b683b6f 100644 --- a/isa/rv64si/ma_fetch.S +++ b/isa/rv64si/ma_fetch.S @@ -212,7 +212,7 @@ stvec_handler: bne a0, t0, fail 1: - addi a1, a1, 12 + addi a1, a1, 8 csrw sepc, a1 sret |