aboutsummaryrefslogtreecommitdiff
path: root/debug/targets/RISC-V/spike-2-hwthread.cfg
diff options
context:
space:
mode:
authorTommy Murphy <tommy_murphy@hotmail.com>2024-06-27 21:41:12 +0100
committerGitHub <noreply@github.com>2024-06-27 13:41:12 -0700
commitb0eb63a6cb11842c6aeeb7f92340d09728c35caa (patch)
tree18358394f152a902f8f6af60767ba9784a88679d /debug/targets/RISC-V/spike-2-hwthread.cfg
parent74c9c148da79a88c83039ffdd59da8e7c1bf407f (diff)
downloadriscv-tests-b0eb63a6cb11842c6aeeb7f92340d09728c35caa.zip
riscv-tests-b0eb63a6cb11842c6aeeb7f92340d09728c35caa.tar.gz
riscv-tests-b0eb63a6cb11842c6aeeb7f92340d09728c35caa.tar.bz2
Change DTM IDCODE from SiFive HiFive1's 0x10e31913 to Spike's 0xdeadbeef (#565)
Diffstat (limited to 'debug/targets/RISC-V/spike-2-hwthread.cfg')
-rw-r--r--debug/targets/RISC-V/spike-2-hwthread.cfg2
1 files changed, 1 insertions, 1 deletions
diff --git a/debug/targets/RISC-V/spike-2-hwthread.cfg b/debug/targets/RISC-V/spike-2-hwthread.cfg
index c10ad8f..5a08ece 100644
--- a/debug/targets/RISC-V/spike-2-hwthread.cfg
+++ b/debug/targets/RISC-V/spike-2-hwthread.cfg
@@ -6,7 +6,7 @@ remote_bitbang host $::env(REMOTE_BITBANG_HOST)
remote_bitbang port $::env(REMOTE_BITBANG_PORT)
set _CHIPNAME riscv
-jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x10e31913
+jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0xdeadbeef
set _TARGETNAME_0 $_CHIPNAME.cpu0
set _TARGETNAME_1 $_CHIPNAME.cpu1