1 2 3 4 5 6 7 8 9 10
// vdiv.vx vd, vs2, rs1 VI_VX_LOOP ({ if (rs1 == 0) vd = -1; else if (vs2 == (INT64_MIN >> (64 - sew)) && rs1 == -1) vd = vs2; else vd = vs2 / rs1; })