aboutsummaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)AuthorFilesLines
2023-12-11Remove in-tree libfdt, rely on system-installed libfdtnolibfdtJerry Zhao2-1/+2
2023-12-11Merge pull request #1313 from endeneer/fdt-parse-clint-sifiveJerry Zhao1-1/+1
2023-12-11Merge pull request #1314 from endeneer/fdt-parse-plic-sifiveJerry Zhao1-1/+2
2023-12-11Merge pull request #1448 from ved-rivos/adue_fixAndrew Waterman2-8/+19
2023-12-11riscv: sim.cc: Parse for "sifive,plic-1.0.0" if "riscv,plic0" is absentTan En De1-1/+2
2023-12-11riscv: sim.cc: Parse for "sifive,clint0" if "riscv,clint0" is absentTan En De1-1/+1
2023-12-11Merge pull request #1506 from riscv-software-src/fix-1505Jerry Zhao1-2/+2
2023-12-11Merge pull request #1526 from riscv-software-src/default_cfgJerry Zhao7-65/+60
2023-12-09fix fmvh_x_d.h rv32 sign-extendedMadman1-1/+1
2023-12-08Use brace initializers for debug_module_config_t defaultsJerry Zhao1-9/+9
2023-12-08Remove old explicit-fields cfg_t constructor, switch to default constructorJerry Zhao1-27/+0
2023-12-08Add cfg_t default constructor with default settingsJerry Zhao2-0/+22
2023-12-08Remove cfg_arg_t from cfg_tJerry Zhao5-28/+28
2023-12-08Add Zimop extensionAndrew Waterman4-0/+10
2023-12-08Update encoding.hAndrew Waterman1-1/+45
2023-12-08Merge pull request #1522 from ucb-bar/device-plugin-apiJerry Zhao6-8/+15
2023-12-08Fix Spike --device option to pass on args to downstream pluginsjoey03206-8/+15
2023-12-07refactor: single statement of declaration and initialization on miselect, sis...YenHaoChen1-6/+3
2023-12-06miselect: support miselect when enabling smcsrindYenHaoChen1-0/+3
2023-12-01Add SBA write delay.Tim Newsome2-8/+28
2023-12-01Add SBA read delay.Tim Newsome2-31/+100
2023-11-29fix: dcsr.ebreak(v)[su] hardwired to 0 if unsupport corresponding privilege m...YenHaoChen1-4/+4
2023-11-28remote_bitbang: make send_buf class memberVolodymyr Fialko2-1/+1
2023-11-24stimecmp: perform menvcfg.STCE permission check when accessing vstimecmp in H...YenHaoChen2-2/+7
2023-11-16Fix FMVP.D.X implementationAndrew Waterman1-1/+1
2023-11-15Don't enforce alignment constraints vwsll.v[xi] rs1 argAndrew Waterman1-2/+2
2023-11-04expose pmp granularity as a cli option.Karthik B K5-4/+9
2023-11-02Add Zabha instructions to makeVed Shanbhogue1-0/+23
2023-11-02Add enum for Zabha extensionVed Shanbhogue1-0/+1
2023-11-02Add encodings for Zabha instructionsVed Shanbhogue1-1/+61
2023-11-02add halfword width amo instructionsVed Shanbhogue20-20/+31
2023-10-30add byte width amo instructionsVed Shanbhogue10-0/+31
2023-10-23Fixing minor typo Gallois -> GaloisNicolas Brunie1-1/+1
2023-10-19Update to Zalasr encodings to require the aq/rl bits be set rather than assum...brs1-17/+17
2023-10-18Spike support for the Zalasr extensionbrs11-110/+56
2023-10-18add zcmop extension instructionsVed Shanbhogue4-3/+168
2023-10-18Revert "tmp"Andrew Waterman1-1/+0
2023-10-18tmpAndrew Waterman1-0/+1
2023-10-16vamo: remove related loop macroChih-Min Chao1-54/+0
2023-10-16vamo: remove instruction implementationChih-Min Chao36-72/+0
2023-10-16vamo: remove from building listChih-Min Chao1-39/+0
2023-09-28debug: Abstract commands fail on unavailable harts.Tim Newsome1-0/+4
2023-09-28debug: Halted harts can also be unavailable.Tim Newsome1-5/+5
2023-09-13triggers: fix: not decrease icount.count on firing other icount with action=d...YenHaoChen1-2/+3
2023-09-13triggers: refactor: icount: breakdown detect_icount_match() into detect_icoun...YenHaoChen2-7/+17
2023-09-01fix condition of executing cbo.inval as a flush operationviktoryou1-3/+3
2023-08-27report right pseudo-inst for guest PF caused for VS-stage addr transVed Shanbhogue2-9/+17
2023-08-27check g-stage write perm and set D bit in g-stage pte for vs-stage pte A/D up...Ved Shanbhogue1-0/+3
2023-08-25bf16: handle invalid Nan-boxed accessingChih-Min Chao1-1/+6
2023-08-14rename *envcfg.HADE to *envcfg.ADUEVed Shanbhogue4-14/+14
generated by cgit v1.1 at 2024-07-17 05:55:31 +0000