aboutsummaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)AuthorFilesLines
2023-02-28Merge pull request #1259 from WadeGao/perf/wadegao_plic_num_id_words_init_log...Andrew Waterman1-6/+3
2023-02-28Merge pull request #1246 from riscv-software-src/hartidsAndrew Waterman5-84/+68
2023-02-27Make debug module tolerant of discontiguous hart IDsAndrew Waterman2-82/+59
2023-02-27Add cfg_t::max_hartid accessorAndrew Waterman1-0/+1
2023-02-27Add sim_t::get_harts and sim_t::get_cfg accessorsAndrew Waterman2-0/+6
2023-02-27Use size_t, rather than int, for hartidsAndrew Waterman1-2/+2
2023-02-27Return periodically from interactive_run and interactive_untilAndrew Waterman1-4/+13
2023-02-27Add ability to partially complete and resume interactive routinesAndrew Waterman2-0/+10
2023-02-27Return from sim_t::interactive() when there's no more inputAndrew Waterman1-1/+1
2023-02-22optimize `num_ids_word` init logic;Wade1-6/+3
2023-02-21Remove redundant RVE related check in cm.mva01s and cm.mvsa01Weiwei Li2-6/+0
2023-02-21Add r1s != r2s check for cm.mvsa01Weiwei Li1-0/+1
2023-02-21Update fields name for sreg1/sreg2Weiwei Li4-10/+10
2023-02-21Add support for 'zce' in isa stringWeiwei Li1-0/+7
2023-02-20Rename host_pte_paddr to host_pte_addrScott Johnson1-6/+6
2023-02-18fix unintentionally plic context update when `val > max_prio` and `offset == ...Wade1-3/+4
2023-02-15Disable Zvfh when Zfhmin is disabledWeiwei Li1-1/+1
2023-02-15Disable Zvfh{min} when misa.V is clearedWeiwei Li1-0/+2
2023-02-15Disable Zfh{min} when misa.F is clearedWeiwei Li1-0/+2
2023-02-13Do not ignore tdata1 writes unless they really would set dmode=1Scott Johnson1-4/+4
2023-02-13Defer init of type/tdata2/tdata3 until neededScott Johnson1-3/+3
2023-02-07Merge pull request #1245 from riscv-software-src/misa-c-writableAndrew Waterman4-8/+41
2023-02-06Support dynamically disabling misa.C once againAndrew Waterman1-2/+15
2023-02-06Make JVT CSR definition account for dynamically disabling ZcmtAndrew Waterman2-1/+4
2023-02-06Add infrastructure to dynamically disable multi-letter extensionsWeiwei Li3-5/+22
2023-02-06Avoid magic number in dts generation's default pmpgranularityJerry Zhao1-1/+1
2023-02-06Skip all dts/dtb-related steps if !dtb_enabledJerry Zhao1-0/+4
2023-02-06Use sv57 paging for rv64 configurationsJerry Zhao1-1/+1
2023-02-06Set cfg-provided processor_t.pmp_num before parsing the dtbJerry Zhao1-1/+1
2023-02-06Don't reset sim_t if there is no dts for get_dtsJerry Zhao1-1/+1
2023-02-06Pass dtb_file directly to make_dtbJerry Zhao2-8/+6
2023-02-04Use relative path for fesvr/byteorder.h in mmu.hJerry Zhao1-1/+1
2023-02-04Remove decode_macros.h from disasm.hJerry Zhao4-1/+5
2023-02-04Add disasm/extension/rocc.h to installed headersJerry Zhao1-0/+3
2023-02-04Remove dependency on decode_macros in rocc.hJerry Zhao1-6/+9
2023-02-04Fix insn_desc_t formation on push_custom_insnJerry Zhao1-1/+6
2023-01-31Zicond: implement Zicond (conditional integer operations)Philipp Tomsich5-0/+12
2023-01-31Update encoding.h for Zicond opcodesAndrew Waterman1-2/+81
2023-01-30triggers: optimize icount_t::icount_check_needed()YenHaoChen1-1/+1
2023-01-30triggers: add detect_icount_match()YenHaoChen3-6/+65
2023-01-30triggers: force to slow path with icount triggersYenHaoChen4-2/+9
2023-01-30triggers: add icount_t and update tinfoYenHaoChen2-0/+52
2023-01-30triggers: if match triggers with both breakpoint exception and entering D-mod...YenHaoChen1-6/+8
2023-01-30triggers: refactor: use CSR_TDATA1_TYPE_MCONTROL6 instead of number 6YenHaoChen1-1/+1
2023-01-27Remove dirty_enabled from cfg_tAaron Durbin2-5/+0
2023-01-27Use Svadu control bits to drive A/D updatesAaron Durbin1-2/+4
2023-01-27Enable Svadu control bits in menvcfg and henvcfgAaron Durbin2-1/+4
2023-01-27Add Svadu CSR bit definitionsAaron Durbin1-2/+6
2023-01-27Add Svadu Extension Parsing to ISA ParserAaron Durbin2-0/+3
2023-01-19Improve PMP number/granularity error messagesAndrew Waterman1-3/+4
generated by cgit v1.1 at 2024-09-11 19:27:54 +0000