| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2015-04-02 | Simplify RV32 comparisons | Andrew Waterman | 1 | -1/+1 |
| 2013-09-27 | Use WRITE_RD/WRITE_FRD macros to write registers | Andrew Waterman | 1 | -1/+1 |
| 2013-09-11 | Implement zany immediates | Andrew Waterman | 1 | -1/+1 |
| 2011-06-19 | temporary undoing of renaming | Andrew Waterman | 1 | -0/+1 |
| 2011-06-12 | [sim] renamed to riscv-isa-run | Andrew Waterman | 1 | -1/+0 |
| 2010-11-21 | [xcc, sim, pk, opcodes] new instruction encoding! | Andrew Waterman | 1 | -1/+1 |
| 2010-09-20 | [xcc, sim] changed instruction format so imm12 subs for rs2 | Andrew Waterman | 1 | -1/+1 |
| 2010-09-09 | Revert "[xcc, sim] added slei/sleui in lieu of slti/sltiu" | Andrew Waterman | 1 | -0/+1 |
| 2010-09-07 | [xcc, sim] added slei/sleui in lieu of slti/sltiu | Andrew Waterman | 1 | -1/+0 |
| 2010-07-28 | [sim,xcc] Changed instruction format to RISC-V | Andrew Waterman | 1 | -1/+1 |
| 2010-07-18 | Reorganized directory structure | Andrew Waterman | 1 | -0/+1 |
 |
index : rocket-tools/riscv-isa-sim.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |