aboutsummaryrefslogtreecommitdiff
path: root/spike_main
diff options
context:
space:
mode:
authorChih-Min Chao <chihmin.chao@sifive.com>2020-04-13 01:21:20 -0700
committerChih-Min Chao <chihmin.chao@sifive.com>2020-04-24 00:24:30 -0700
commit7b3d88f5de4e47c989e64d49498233ecda928b09 (patch)
tree0c5c09c4d2e927ad3dd13f14fbd5c5b49c010f3e /spike_main
parenta261be3dc658e1a483ea6a02733d48be1b70f277 (diff)
downloadriscv-isa-sim-7b3d88f5de4e47c989e64d49498233ecda928b09.zip
riscv-isa-sim-7b3d88f5de4e47c989e64d49498233ecda928b09.tar.gz
riscv-isa-sim-7b3d88f5de4e47c989e64d49498233ecda928b09.tar.bz2
rvv: add vfslide1[down|up].vf and refine checking rule
1. new features in spec 0.9 2. also fix destination commitlog information for integer comparison Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
Diffstat (limited to 'spike_main')
-rw-r--r--spike_main/disasm.cc2
1 files changed, 2 insertions, 0 deletions
diff --git a/spike_main/disasm.cc b/spike_main/disasm.cc
index 50f8b37..8b9c985 100644
--- a/spike_main/disasm.cc
+++ b/spike_main/disasm.cc
@@ -1077,6 +1077,8 @@ disassembler_t::disassembler_t(int xlen)
DISASM_OPIV_VF_INSN(vfsgnjx);
DISASM_INSN("vfmv.f.s", vfmv_f_s, 0, {&frd, &vs2});
DISASM_INSN("vfmv.s.f", vfmv_s_f, mask_vfmv_s_f, {&vd, &frs1});
+ DISASM_OPIV__F_INSN(vfslide1up);
+ DISASM_OPIV__F_INSN(vfslide1down);
//0b01_0000
DISASM_INSN("vfmerge.vfm", vfmerge_vfm, 0, {&vd, &vs2, &frs1, &v0});