aboutsummaryrefslogtreecommitdiff
path: root/riscv
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2023-02-04 17:48:50 -0800
committerAndrew Waterman <andrew@sifive.com>2023-02-28 15:15:42 -0800
commite09bf027c2038c7bf9ce66b280272368643fd8de (patch)
tree9ba265df2f84d09452b3876ac92b260bcf979740 /riscv
parent2c9b399f7bb78ae99546cbe66ae02a76218aeb49 (diff)
downloadriscv-isa-sim-e09bf027c2038c7bf9ce66b280272368643fd8de.zip
riscv-isa-sim-e09bf027c2038c7bf9ce66b280272368643fd8de.tar.gz
riscv-isa-sim-e09bf027c2038c7bf9ce66b280272368643fd8de.tar.bz2
Remove unused plic_context_t::num field
Diffstat (limited to 'riscv')
-rw-r--r--riscv/devices.h1
-rw-r--r--riscv/plic.cc1
2 files changed, 0 insertions, 2 deletions
diff --git a/riscv/devices.h b/riscv/devices.h
index 31d0e84..53db96a 100644
--- a/riscv/devices.h
+++ b/riscv/devices.h
@@ -79,7 +79,6 @@ class clint_t : public abstract_device_t {
#define PLIC_MAX_DEVICES 1024
struct plic_context_t {
- uint32_t num;
processor_t *proc;
bool mmode;
diff --git a/riscv/plic.cc b/riscv/plic.cc
index 1dc3a0f..df4ef4e 100644
--- a/riscv/plic.cc
+++ b/riscv/plic.cc
@@ -78,7 +78,6 @@ plic_t::plic_t(std::vector<processor_t*>& procs, bool smode, uint32_t ndev)
for (size_t i = 0; i < contexts.size(); i++) {
plic_context_t* c = &contexts[i];
- c->num = i;
c->proc = procs[i / contexts_per_hart];
if (smode) {
c->mmode = (i % contexts_per_hart == 0);