diff options
| author | Weiwei Li <liweiwei@iscas.ac.cn> | 2022-07-31 20:39:08 +0800 |
|---|---|---|
| committer | Weiwei Li <liweiwei@iscas.ac.cn> | 2022-08-10 22:34:31 +0800 |
| commit | db24e31569cab07f7d91c4f417aca12fab4fd018 (patch) | |
| tree | a705ec8d2404ccd6e57e56e7cd16cb2d5c19a60a /riscv/v_ext_macros.h | |
| parent | 3bbce450315dece506aacf0662cbefa6f6948d4a (diff) | |
| download | riscv-isa-sim-db24e31569cab07f7d91c4f417aca12fab4fd018.zip riscv-isa-sim-db24e31569cab07f7d91c4f417aca12fab4fd018.tar.gz riscv-isa-sim-db24e31569cab07f7d91c4f417aca12fab4fd018.tar.bz2 | |
Add missed decription for log-commits option
Diffstat (limited to 'riscv/v_ext_macros.h')
0 files changed, 0 insertions, 0 deletions