diff options
| author | Weiwei Li <liweiwei@iscas.ac.cn> | 2023-04-14 22:47:51 +0800 |
|---|---|---|
| committer | Weiwei Li <liweiwei@iscas.ac.cn> | 2023-05-29 09:01:21 +0800 |
| commit | 8aacc4effde92122a25beadac594162187767d7e (patch) | |
| tree | 30b7e944692422a945b83d3db3a1c81433686a54 /riscv/v_ext_macros.h | |
| parent | 40dce7899b7a42d06413071c542606d4c0249174 (diff) | |
| download | riscv-isa-sim-8aacc4effde92122a25beadac594162187767d7e.zip riscv-isa-sim-8aacc4effde92122a25beadac594162187767d7e.tar.gz riscv-isa-sim-8aacc4effde92122a25beadac594162187767d7e.tar.bz2 | |
Add support for new instructions of Zvfbfmin extension
Diffstat (limited to 'riscv/v_ext_macros.h')
| -rw-r--r-- | riscv/v_ext_macros.h | 22 |
1 files changed, 22 insertions, 0 deletions
diff --git a/riscv/v_ext_macros.h b/riscv/v_ext_macros.h index 8b0d0fd..376c330 100644 --- a/riscv/v_ext_macros.h +++ b/riscv/v_ext_macros.h @@ -1980,6 +1980,17 @@ reg_t index[P.VU.vlmax]; \ break; \ } +#define VI_VFP_WCVT_FP_TO_BF16(BODY, CHECK) \ + VI_CHECK_DSS(false); \ + switch (P.VU.vsew) { \ + case e16: \ + { VI_VFP_CVT_LOOP(CVT_FP_TO_FP_PARAMS(16, 32), CHECK, BODY); } \ + break; \ + default: \ + require(0); \ + break; \ + } + #define VI_VFP_WCVT_INT_TO_FP(BODY8, BODY16, BODY32, \ CHECK8, CHECK16, CHECK32, \ sign) \ @@ -2030,6 +2041,17 @@ reg_t index[P.VU.vlmax]; \ break; \ } +#define VI_VFP_NCVT_BF16_TO_FP(BODY, CHECK) \ + VI_CHECK_SDS(false); \ + switch (P.VU.vsew) { \ + case e16: \ + { VI_VFP_CVT_LOOP(CVT_FP_TO_FP_PARAMS(32, 16), CHECK, BODY); } \ + break; \ + default: \ + require(0); \ + break; \ + } + #define VI_VFP_NCVT_INT_TO_FP(BODY32, BODY64, \ CHECK32, CHECK64, \ sign) \ |