diff options
author | YenHaoChen <howard25336284@gmail.com> | 2023-04-12 15:35:43 +0800 |
---|---|---|
committer | YenHaoChen <howard25336284@gmail.com> | 2023-04-26 08:01:06 +0800 |
commit | 83c19daaf202e101e2a79109de4118a02f9d90a7 (patch) | |
tree | 334b80dbeea65d5d3c4a556b7c6bb02690a68032 /riscv/triggers.h | |
parent | 0b52bb625556477865b2a77f47ae3ceacbc2cd5c (diff) | |
download | riscv-isa-sim-83c19daaf202e101e2a79109de4118a02f9d90a7.zip riscv-isa-sim-83c19daaf202e101e2a79109de4118a02f9d90a7.tar.gz riscv-isa-sim-83c19daaf202e101e2a79109de4118a02f9d90a7.tar.bz2 |
triggers: native triggers (action=0) should prevent causing a breakpoint exception while already in a trap handler
This commit implements Debug Specification Section 5.4 Native Triggers.
The specification allows two solutions for solving the reentrancy
problem. This commit chooses the first solution because the second one
targets implementations without S-mode.
Diffstat (limited to 'riscv/triggers.h')
-rw-r--r-- | riscv/triggers.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/riscv/triggers.h b/riscv/triggers.h index 0c9dabc..6e3d74d 100644 --- a/riscv/triggers.h +++ b/riscv/triggers.h @@ -90,6 +90,7 @@ public: protected: static action_t legalize_action(reg_t val, reg_t action_mask, reg_t dmode_mask) noexcept; bool common_match(processor_t * const proc) const noexcept; + bool allow_action(const state_t * const state) const; reg_t tdata2; bool vs = false; |