aboutsummaryrefslogtreecommitdiff
path: root/riscv/simif.h
diff options
context:
space:
mode:
authorJerry Zhao <jerryz123@berkeley.edu>2022-12-23 19:05:29 -0800
committerJerry Zhao <jerryz123@berkeley.edu>2022-12-23 19:05:29 -0800
commit15635c2553c62bb493c28ef33caf6aab1fe306de (patch)
tree5944bb6d83deefb7f32ec63afd1ac265a138dbe9 /riscv/simif.h
parent3349dc5113fb98d626ea2ee37fafc7f47819a6dc (diff)
downloadriscv-isa-sim-15635c2553c62bb493c28ef33caf6aab1fe306de.zip
riscv-isa-sim-15635c2553c62bb493c28ef33caf6aab1fe306de.tar.gz
riscv-isa-sim-15635c2553c62bb493c28ef33caf6aab1fe306de.tar.bz2
Add mmio_fetch to simif_t to distinguish between fetch/load for mmio accesses
Diffstat (limited to 'riscv/simif.h')
-rw-r--r--riscv/simif.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/riscv/simif.h b/riscv/simif.h
index 75e865e..61815e5 100644
--- a/riscv/simif.h
+++ b/riscv/simif.h
@@ -12,6 +12,7 @@ public:
// should return NULL for MMIO addresses
virtual char* addr_to_mem(reg_t addr) = 0;
// used for MMIO addresses
+ virtual bool mmio_fetch(reg_t addr, size_t len, uint8_t* bytes) { return mmio_load(addr, len, bytes); };
virtual bool mmio_load(reg_t addr, size_t len, uint8_t* bytes) = 0;
virtual bool mmio_store(reg_t addr, size_t len, const uint8_t* bytes) = 0;
// Callback for processors to let the simulation know they were reset.