aboutsummaryrefslogtreecommitdiff
path: root/riscv/riscv.mk.in
diff options
context:
space:
mode:
authorJerry Zhao <jerryz123@berkeley.edu>2022-12-12 16:43:09 -0800
committerJerry Zhao <jerryz123@berkeley.edu>2022-12-12 17:14:30 -0800
commit18b8c02b25a9a7ff635ccfe3792d31c43e173ead (patch)
treeb6b3bce71141b8aab0f054c0be81602797e77cab /riscv/riscv.mk.in
parentd043952c8b8febcc8ea6c630b1a30ab9c32cef48 (diff)
downloadriscv-isa-sim-18b8c02b25a9a7ff635ccfe3792d31c43e173ead.zip
riscv-isa-sim-18b8c02b25a9a7ff635ccfe3792d31c43e173ead.tar.gz
riscv-isa-sim-18b8c02b25a9a7ff635ccfe3792d31c43e173ead.tar.bz2
Pull vector unit into separate source/header
Diffstat (limited to 'riscv/riscv.mk.in')
-rw-r--r--riscv/riscv.mk.in2
1 files changed, 2 insertions, 0 deletions
diff --git a/riscv/riscv.mk.in b/riscv/riscv.mk.in
index 7e38aca..1eee43a 100644
--- a/riscv/riscv.mk.in
+++ b/riscv/riscv.mk.in
@@ -42,6 +42,7 @@ riscv_hdrs = \
jtag_dtm.h \
csrs.h \
triggers.h \
+ vector_unit.h
riscv_install_hdrs = \
abstract_device.h \
@@ -94,6 +95,7 @@ riscv_srcs = \
jtag_dtm.cc \
csrs.cc \
triggers.cc \
+ vector_unit.cc \
$(riscv_gen_srcs) \
riscv_test_srcs =