diff options
| author | Andrew Waterman <andrew@sifive.com> | 2022-12-04 22:22:32 -1000 |
|---|---|---|
| committer | Andrew Waterman <andrew@sifive.com> | 2022-12-05 10:07:30 -1000 |
| commit | 263af1d153cd7cb684633a4ad631dc45b60464cf (patch) | |
| tree | 771986ec5a7aece970336665353b83bff178f767 /riscv/insns | |
| parent | 55c90c6561cad00f6c4ee52286256990f5f93496 (diff) | |
| download | riscv-isa-sim-263af1d153cd7cb684633a4ad631dc45b60464cf.zip riscv-isa-sim-263af1d153cd7cb684633a4ad631dc45b60464cf.tar.gz riscv-isa-sim-263af1d153cd7cb684633a4ad631dc45b60464cf.tar.bz2 | |
Simplify implementation of SFENCE.W.INVAL
For Spike, this instruction merely performs exception checks, just like
SFENCE.INVAL.IR. So, implement it in terms of SFENCE.INVAL.IR.
Diffstat (limited to 'riscv/insns')
| -rw-r--r-- | riscv/insns/sfence_w_inval.h | 4 |
1 files changed, 1 insertions, 3 deletions
diff --git a/riscv/insns/sfence_w_inval.h b/riscv/insns/sfence_w_inval.h index f566d63..d1af529 100644 --- a/riscv/insns/sfence_w_inval.h +++ b/riscv/insns/sfence_w_inval.h @@ -1,3 +1 @@ -require_extension('S'); -require_extension(EXT_SVINVAL); -require_impl(IMPL_MMU); +#include "sfence_inval_ir.h" |