aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns/sltu.h
diff options
context:
space:
mode:
authorWeiwei Li <liweiwei@iscas.ac.cn>2022-06-28 10:38:40 +0800
committerAndrew Waterman <andrew@sifive.com>2022-11-17 16:40:00 -0800
commit087626c280571b13e5ee51a3a7603c8bbd96916a (patch)
tree5c630c7ff388d119bf9ef68221a38b9679f824aa /riscv/insns/sltu.h
parent1160ea7f1b1026884bef3b8ac2caf613c8e9a475 (diff)
downloadriscv-isa-sim-087626c280571b13e5ee51a3a7603c8bbd96916a.zip
riscv-isa-sim-087626c280571b13e5ee51a3a7603c8bbd96916a.tar.gz
riscv-isa-sim-087626c280571b13e5ee51a3a7603c8bbd96916a.tar.bz2
add support for zcmt
add suport for jvt: Table entries follow the current data endianness
Diffstat (limited to 'riscv/insns/sltu.h')
0 files changed, 0 insertions, 0 deletions