aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns/lbu.h
diff options
context:
space:
mode:
authorAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>2010-07-28 19:08:04 -0700
committerAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>2010-07-28 19:08:04 -0700
commite8125348b3d13a2e96ae389efc2a16a1e8e34ea3 (patch)
tree4791da3758d733d64ff7bee97a340e8210a525a6 /riscv/insns/lbu.h
parent133806b398a42da859a187eebf5792eeaed9e9d1 (diff)
downloadriscv-isa-sim-e8125348b3d13a2e96ae389efc2a16a1e8e34ea3.zip
riscv-isa-sim-e8125348b3d13a2e96ae389efc2a16a1e8e34ea3.tar.gz
riscv-isa-sim-e8125348b3d13a2e96ae389efc2a16a1e8e34ea3.tar.bz2
[sim,xcc] Changed instruction format to RISC-V
Massive changes to gcc, binutils to support new instruction encoding. Simulator reflects these changes.
Diffstat (limited to 'riscv/insns/lbu.h')
-rw-r--r--riscv/insns/lbu.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/riscv/insns/lbu.h b/riscv/insns/lbu.h
index 020fd19..522eb8f 100644
--- a/riscv/insns/lbu.h
+++ b/riscv/insns/lbu.h
@@ -1 +1 @@
-RT = mmu.load_uint8(RS+SIMM);
+RA = mmu.load_uint8(RB+SIMM);