diff options
| author | Andrew Waterman <waterman@s141.Millennium.Berkeley.EDU> | 2010-09-20 19:01:40 -0700 |
|---|---|---|
| committer | Andrew Waterman <waterman@s141.Millennium.Berkeley.EDU> | 2010-09-20 19:01:40 -0700 |
| commit | cbefaf68c7cbef82567036513c072de04585faca (patch) | |
| tree | 3e448540f1b4e0782aa37e319464c426f11e26f3 /riscv/insns/amow_add.h | |
| parent | 1583b7a9e256107094946fccb0d22541c9902225 (diff) | |
| download | riscv-isa-sim-cbefaf68c7cbef82567036513c072de04585faca.zip riscv-isa-sim-cbefaf68c7cbef82567036513c072de04585faca.tar.gz riscv-isa-sim-cbefaf68c7cbef82567036513c072de04585faca.tar.bz2 | |
[xcc, sim] changed instruction format so imm12 subs for rs2
Diffstat (limited to 'riscv/insns/amow_add.h')
| -rw-r--r-- | riscv/insns/amow_add.h | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/riscv/insns/amow_add.h b/riscv/insns/amow_add.h index fbf475d..a55ddf9 100644 --- a/riscv/insns/amow_add.h +++ b/riscv/insns/amow_add.h @@ -1,3 +1,3 @@ -reg_t v = mmu.load_int32(RB); -mmu.store_uint32(RB, RA + v); -RC = v; +reg_t v = mmu.load_int32(RS1); +mmu.store_uint32(RS1, RS2 + v); +RDR = v; |