aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns/amo_or.h
diff options
context:
space:
mode:
authorAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>2011-01-18 17:51:52 -0800
committerAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>2011-01-18 17:51:52 -0800
commit21ce327f5d60d6805b5d9328b68f7ad2c261a859 (patch)
tree22ee7ac3dfb4d00662ff6f0d1f057481efc67772 /riscv/insns/amo_or.h
parent5ddec097b858aafe783eb3aff551d00e9c8c8a37 (diff)
downloadriscv-isa-sim-21ce327f5d60d6805b5d9328b68f7ad2c261a859.zip
riscv-isa-sim-21ce327f5d60d6805b5d9328b68f7ad2c261a859.tar.gz
riscv-isa-sim-21ce327f5d60d6805b5d9328b68f7ad2c261a859.tar.bz2
[opcodes, sim, xcc] made *w insns illegal in RV32
now generic variants behave differently in RV32 and RV64.
Diffstat (limited to 'riscv/insns/amo_or.h')
-rw-r--r--riscv/insns/amo_or.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/riscv/insns/amo_or.h b/riscv/insns/amo_or.h
index df4f2fe..76a4508 100644
--- a/riscv/insns/amo_or.h
+++ b/riscv/insns/amo_or.h
@@ -1,4 +1,4 @@
-require64;
+require_xpr64;
reg_t v = mmu.load_uint64(RS1);
mmu.store_uint64(RS1, RS2 | v);
RD = v;