diff options
author | Andrew Waterman <waterman@s141.Millennium.Berkeley.EDU> | 2010-09-20 19:01:40 -0700 |
---|---|---|
committer | Andrew Waterman <waterman@s141.Millennium.Berkeley.EDU> | 2010-09-20 19:01:40 -0700 |
commit | cbefaf68c7cbef82567036513c072de04585faca (patch) | |
tree | 3e448540f1b4e0782aa37e319464c426f11e26f3 /riscv/insns/amo_min.h | |
parent | 1583b7a9e256107094946fccb0d22541c9902225 (diff) | |
download | riscv-isa-sim-cbefaf68c7cbef82567036513c072de04585faca.zip riscv-isa-sim-cbefaf68c7cbef82567036513c072de04585faca.tar.gz riscv-isa-sim-cbefaf68c7cbef82567036513c072de04585faca.tar.bz2 |
[xcc, sim] changed instruction format so imm12 subs for rs2
Diffstat (limited to 'riscv/insns/amo_min.h')
-rw-r--r-- | riscv/insns/amo_min.h | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/riscv/insns/amo_min.h b/riscv/insns/amo_min.h index 8235504..7244e87 100644 --- a/riscv/insns/amo_min.h +++ b/riscv/insns/amo_min.h @@ -1,4 +1,4 @@ require64; -sreg_t v = mmu.load_int64(RB); -mmu.store_uint64(RB, std::min(sreg_t(RA),v)); -RC = v; +sreg_t v = mmu.load_int64(RS1); +mmu.store_uint64(RS1, std::min(sreg_t(RS2),v)); +RDR = v; |