diff options
author | Andrew Waterman <waterman@s141.Millennium.Berkeley.EDU> | 2010-07-28 19:08:04 -0700 |
---|---|---|
committer | Andrew Waterman <waterman@s141.Millennium.Berkeley.EDU> | 2010-07-28 19:08:04 -0700 |
commit | e8125348b3d13a2e96ae389efc2a16a1e8e34ea3 (patch) | |
tree | 4791da3758d733d64ff7bee97a340e8210a525a6 /riscv/common.h | |
parent | 133806b398a42da859a187eebf5792eeaed9e9d1 (diff) | |
download | riscv-isa-sim-e8125348b3d13a2e96ae389efc2a16a1e8e34ea3.zip riscv-isa-sim-e8125348b3d13a2e96ae389efc2a16a1e8e34ea3.tar.gz riscv-isa-sim-e8125348b3d13a2e96ae389efc2a16a1e8e34ea3.tar.bz2 |
[sim,xcc] Changed instruction format to RISC-V
Massive changes to gcc, binutils to support new instruction encoding.
Simulator reflects these changes.
Diffstat (limited to 'riscv/common.h')
-rw-r--r-- | riscv/common.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/riscv/common.h b/riscv/common.h index 447d631..cbb8e95 100644 --- a/riscv/common.h +++ b/riscv/common.h @@ -20,4 +20,6 @@ print_and_die(__str); \ } } while(0) +#define static_assert(x) switch (x) case 0: case (x): + #endif |