aboutsummaryrefslogtreecommitdiff
path: root/debug_rom
diff options
context:
space:
mode:
authorYenHaoChen <howard25336284@gmail.com>2024-09-03 08:49:53 +0800
committerYenHaoChen <howard25336284@gmail.com>2024-09-03 08:57:13 +0800
commit6a1a5db16b60abaecd235f78f5d70716bf47c9a9 (patch)
tree5f7cf18349f0c9c031e27649028fcf7d3a4dc404 /debug_rom
parentb47d0baab34a03268f936c1c9400d61c46d54d67 (diff)
downloadriscv-isa-sim-6a1a5db16b60abaecd235f78f5d70716bf47c9a9.zip
riscv-isa-sim-6a1a5db16b60abaecd235f78f5d70716bf47c9a9.tar.gz
riscv-isa-sim-6a1a5db16b60abaecd235f78f5d70716bf47c9a9.tar.bz2
vector: disassemble: Let operand ordering be vd, [vf]s1, vs2 to vector widening floating-point fused multiply-add instructions
Diffstat (limited to 'debug_rom')
0 files changed, 0 insertions, 0 deletions