diff options
author | Marcus Comstedt <marcus@mc.pp.se> | 2020-10-11 13:45:05 +0200 |
---|---|---|
committer | Marcus Comstedt <marcus@mc.pp.se> | 2020-11-07 15:04:01 +0100 |
commit | ec2fd09fdbb7b7b490cacdc3818ca237f9f28593 (patch) | |
tree | 7822dfc911b770a4a2299e927517705a528cdcaf /configure | |
parent | 8d09d845a7373cce52d3943f5dca1a2ac34a4f83 (diff) | |
download | riscv-isa-sim-ec2fd09fdbb7b7b490cacdc3818ca237f9f28593.zip riscv-isa-sim-ec2fd09fdbb7b7b490cacdc3818ca237f9f28593.tar.gz riscv-isa-sim-ec2fd09fdbb7b7b490cacdc3818ca237f9f28593.tar.bz2 |
Update generated configure script
Diffstat (limited to 'configure')
-rwxr-xr-x | configure | 16 |
1 files changed, 16 insertions, 0 deletions
@@ -709,6 +709,7 @@ enable_commitlog enable_histogram enable_dirty enable_misaligned +enable_dual_endian ' ac_precious_vars='build_alias host_alias @@ -1357,6 +1358,8 @@ Optional Features: bits --enable-misaligned Enable hardware support for misaligned loads and stores + --enable-dual-endian Enable support for running target in either + endianness Optional Packages: --with-PACKAGE[=ARG] use PACKAGE [ARG=yes] @@ -4962,6 +4965,19 @@ $as_echo "#define RISCV_ENABLE_MISALIGNED /**/" >>confdefs.h fi +# Check whether --enable-dual-endian was given. +if test "${enable_dual_endian+set}" = set; then : + enableval=$enable_dual_endian; +fi + +if test "x$enable_dual_endian" = "xyes"; then : + + +$as_echo "#define RISCV_ENABLE_DUAL_ENDIAN /**/" >>confdefs.h + + +fi + |