aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew Waterman <aswaterman@gmail.com>2015-01-02 23:17:44 -0800
committerAndrew Waterman <aswaterman@gmail.com>2015-01-02 23:17:44 -0800
commitc42146fbe46827af81fde8542212dc3c6e69aa57 (patch)
treeb8b1a649086f9fc0d4ebf82e1e438567c32cadbe
parentec297672b0c9d58d1ee6c2ac976ccf28863bd3c2 (diff)
downloadriscv-isa-sim-c42146fbe46827af81fde8542212dc3c6e69aa57.zip
riscv-isa-sim-c42146fbe46827af81fde8542212dc3c6e69aa57.tar.gz
riscv-isa-sim-c42146fbe46827af81fde8542212dc3c6e69aa57.tar.bz2
Require 4-byte instruction alignment until RVC is reimplemented
-rw-r--r--riscv/mmu.h3
1 files changed, 2 insertions, 1 deletions
diff --git a/riscv/mmu.h b/riscv/mmu.h
index d24ed18..329f291 100644
--- a/riscv/mmu.h
+++ b/riscv/mmu.h
@@ -89,7 +89,8 @@ public:
if (likely(entry->tag == addr))
return entry;
- char* iaddr = (char*)translate(addr, 2, false, true);
+ bool rvc = false; // set this dynamically once RVC is re-implemented
+ char* iaddr = (char*)translate(addr, rvc ? 2 : 4, false, true);
insn_bits_t insn = *(uint16_t*)iaddr;
if (unlikely(insn_length(insn) == 2)) {