diff options
| author | Andrew Waterman <andrew@sifive.com> | 2023-06-19 12:09:26 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2023-06-19 12:09:26 -0700 |
| commit | b6dc274bcf6d18db229f5f6e1ae238e1a3c409b7 (patch) | |
| tree | e8e83e545b78e5fc941c88bede5ff612f98814f5 | |
| parent | 6c9168c8df30d8345bf6f9de6e8118c3c3b77cee (diff) | |
| parent | d6d919ee5b061add58b159b6551235241744c91f (diff) | |
| download | riscv-isa-sim-b6dc274bcf6d18db229f5f6e1ae238e1a3c409b7.zip riscv-isa-sim-b6dc274bcf6d18db229f5f6e1ae238e1a3c409b7.tar.gz riscv-isa-sim-b6dc274bcf6d18db229f5f6e1ae238e1a3c409b7.tar.bz2 | |
Merge pull request #1387 from ptomsich/ptomsich/add-zicond-to-disasm
Add Zicond to disassembler
| -rw-r--r-- | disasm/disasm.cc | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/disasm/disasm.cc b/disasm/disasm.cc index 8722cdb..7834799 100644 --- a/disasm/disasm.cc +++ b/disasm/disasm.cc @@ -2154,6 +2154,11 @@ void disassembler_t::add_instructions(const isa_parser_t* isa) DISASM_INSN("cbo.zero", cbo_zero, 0, {&base_only_address}); } + if (isa->extension_enabled(EXT_ZICOND)) { + DEFINE_RTYPE(czero_eqz); + DEFINE_RTYPE(czero_nez); + } + if (isa->extension_enabled(EXT_ZKND) || isa->extension_enabled(EXT_ZKNE)) { DISASM_INSN("aes64ks1i", aes64ks1i, 0, {&xrd, &xrs1, &rcon}); |