aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJakub Palider <jpalider@marvell.com>2023-04-04 09:57:00 +0200
committerJakub Palider <jpalider@marvell.com>2023-04-04 10:02:23 +0200
commit3dd48fd91cd7c40e4d7daafa3991c5f2600cc9dd (patch)
tree745d31354440c040671553fd0ead66f8105792cf
parent929ff56a09462978628c59c22fe6cb6895aa136f (diff)
downloadriscv-isa-sim-3dd48fd91cd7c40e4d7daafa3991c5f2600cc9dd.zip
riscv-isa-sim-3dd48fd91cd7c40e4d7daafa3991c5f2600cc9dd.tar.gz
riscv-isa-sim-3dd48fd91cd7c40e4d7daafa3991c5f2600cc9dd.tar.bz2
Add cache statistics print on demand
With this change it is not necessary to wait for tracer destructor to trigger statistics printout. Signed-off-by: Jakub Palider <jpalider@marvell.com>
-rw-r--r--riscv/cachesim.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/riscv/cachesim.h b/riscv/cachesim.h
index d7046f9..7271954 100644
--- a/riscv/cachesim.h
+++ b/riscv/cachesim.h
@@ -100,6 +100,10 @@ class cache_memtracer_t : public memtracer_t
{
cache->set_log(log);
}
+ void print_stats()
+ {
+ cache->print_stats();
+ }
protected:
cache_sim_t* cache;