blob: 74ab9e0372f1373352ef9bed87be1b93922bf0ea (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
// vmv_s_x: vd[0] = rs1
require_vector;
require(insn.v_vm() == 1);
require(P.VU.vsew >= e8 && P.VU.vsew <= e64);
reg_t vl = P.VU.vl;
if (vl > 0 && P.VU.vstart < vl) {
reg_t rd_num = insn.rd();
reg_t sew = P.VU.vsew;
switch(sew) {
case e8:
P.VU.elt<uint8_t>(rd_num, 0, true) = RS1;
break;
case e16:
P.VU.elt<uint16_t>(rd_num, 0, true) = RS1;
break;
case e32:
P.VU.elt<uint32_t>(rd_num, 0, true) = RS1;
break;
default:
P.VU.elt<uint64_t>(rd_num, 0, true) = RS1;
break;
}
vl = 0;
}
P.VU.vstart = 0;
|