aboutsummaryrefslogtreecommitdiff
path: root/riscv/riscv.ac
AgeCommit message (Expand)AuthorFilesLines
2020-04-23build: quota string with [] to avoid part of string missingChih-Min Chao1-1/+1
2020-03-04rvv: remove the option of vector impl. checkZhen Wei1-5/+0
2020-02-27rvv: enable --varch to parse string type optionsZhen Wei1-2/+2
2020-02-19Improve --varch error checking. (#394)Tim Newsome1-2/+2
2019-11-17Add --priv option to control which privilege modes are availableAndrew Waterman1-0/+6
2019-11-11rvv: remove tail-zeroChih-Min Chao1-2/+2
2019-09-25rvv:add t0/t1 to configure to setup default tailzero modeChih-Min Chao1-2/+2
2019-09-04rvv: reimplement check-1905 as check-implChih-Min Chao1-3/+3
2019-08-02rvv: use formal way to generate --enable-1905-checkChih-Min Chao1-0/+5
2019-05-14Add fesvr; only globally install fesvr headers/libsAndrew Waterman1-11/+0
2019-04-30rvv: configurable vector architecture during configuration andDave.Wen1-0/+7
2017-04-05Add --enable-misaligned option for misaligned ld/st supportAndrew Waterman1-0/+5
2017-02-18Make HW setting of PTE A/D bits optional (by configure arg)Andrew Waterman1-0/+5
2016-04-02Allow configuration of default ISA with --with-isaAndrew Waterman1-0/+6
2015-04-03Support setting ISA/subsets with --isa flagAndrew Waterman1-15/+4
2015-03-30Implement RVC draftAndrew Waterman1-0/+5
2015-01-09Fix bug where C compiler used instead of C++ for autoconf testsStephen Twigg1-0/+2
2014-09-20Update riscv.ac to set CPPFLAGS with fesvr include pathArun Thomas1-1/+1
2014-08-15Added PC histogram option.Christopher Celio1-0/+5
2014-01-26Enable runtime loading of dynamic library with --extlibAndrew Waterman1-2/+0
2014-01-24Require libdl for dynamic linking at runtimeAndrew Waterman1-0/+2
2014-01-24Build and use shared libraries onlyAndrew Waterman1-2/+2
2014-01-24Build and use shared librariesAndrew Waterman1-2/+2
2013-09-27Added commit logging (--enable-commitlog). Also fixed disasm bug.Christopher Celio1-0/+5
2013-07-26Remove more vector stuffAndrew Waterman1-10/+0
2013-01-25change htif to link against libfesvrAndrew Waterman1-2/+13
2011-11-11Remove dependence on binutilsYour Name1-16/+0
2011-11-11Use new compiler toolchain's disassemblerAndrew Waterman1-1/+1
2011-07-08bugfix to riscv.acRimas Avizienis1-2/+2
2011-07-08fixes to make disassembly work under macos (with macports binutils installed)Rimas Avizienis1-1/+6
2011-06-19temporary undoing of renamingAndrew Waterman1-0/+32
2011-06-12[sim] renamed to riscv-isa-runAndrew Waterman1-37/+0
2011-06-11[xcc] fix configure scriptsAndrew Waterman1-3/+3
2011-04-15[sim] added icache simulator (disabled by default)Andrew Waterman1-0/+5
2011-04-09[sim] add disable option for vectorYunsup Lee1-0/+5
2011-04-09[sim,pk] reorganized status registerAndrew Waterman1-0/+5
2010-10-15[pk, sim] added FPU emulation support to proxy kernelAndrew Waterman1-0/+10
2010-07-18Reorganized directory structureAndrew Waterman1-0/+12
generated by cgit v1.1 at 2024-11-18 10:35:17 +0000